- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377894 > MB86612 (Fujitsu Limited) IEEE 1394 Bus Controller (for MPEG, DVC) PDF資料下載
參數(shù)資料
| 型號： | MB86612 |
| 廠商： | Fujitsu Limited |
| 英文描述： | IEEE 1394 Bus Controller (for MPEG, DVC) |
| 中文描述： | 1394總線控制器（用于MPEG，抵境證明書） |
| 文件頁數(shù)： | 35/40頁 |
| 文件大小： | 574K |
| 代理商： | MB86612 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁當(dāng)前第35頁第36頁第37頁第38頁第39頁第40頁
35
MB86612
2. Bank 0 Registers
Bank 0 contains the registers required for 1394 settings and transfers.
Access to this bank is enabled by writing ‘0000h’ to the bank select register (3Eh).
Address
Write operation
HEX
A5
A4
A3
A2
A1
Sending ISO PKT header
setting register (high)
Sending ISO PKT header
setting register (low)
Sending ASYNC des ID
Read operation
10
0
1
0
0
0
Receiving ISO PKT header
display register (high)
Receiving ISO PKT header
display register (low)
12
0
1
0
0
1
14
0
1
0
1
0
setting register
Sending ASYNC PKT param
setting register
Sending ASYNC data length
setting register
Sending ASYNC ex tcode
setting register
Sending ASYNC source ID
setting register
Sending ASYNC resp param
setting register
Sending ASYNC des offset
setting register (high)
Sending ASYNC des offset
setting register (middle)
Sending ASYNC des offset
setting register (low)
(reserved)
(reserved)
(reserved)
(reserved)
(reserved)
state clear setting register
(reserved)
16
0
1
0
1
1
Receiving ASYNC PKT param
display register
Receiving ASYNC data length
display register
Receiving ASYNC ex tcode
display register
Receiving ASYNC source ID
display register
Receiving ASYNC resp param
display register
Receiving ASYNC des offset
display register (high)
Receiving ASYNC des offset
display register (middle)
Receiving ASYNC des offset
display register (low)
←
PHY ID display register
NODE config display register
PORT config display register (port0)
PORT config display register (port1)
root ID display register
ISO resource manager ID
display register
←
←
cycle timer monitor
display register (high)
cycle timer monitor
display register (low)
←
18
0
1
1
0
0
1A
0
1
1
0
1
1C
0
1
1
1
0
1E
0
1
1
1
1
20
1
0
0
0
0
22
1
0
0
0
1
24
1
0
0
1
0
26
28
2A
2C
2E
30
1
1
1
1
1
1
0
0
0
0
0
1
0
1
1
1
1
0
1
0
0
1
1
0
1
0
1
0
1
0
32
1
1
0
0
1
Self ID PKT param setting register
34
36
1
1
1
1
0
0
1
1
0
1
(reserved)
(reserved)
38
1
1
1
0
0
(reserved)
3A
1
1
1
0
1
(reserved)
3C
1
1
1
1
0
(reserved)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MB86612PBT | IEEE 1394 Bus Controller (for MPEG, DVC) |
| MB86612PFV | IEEE 1394 Bus Controller (for MPEG, DVC) |
| MB86613 | RES 3.0 OHM 1/16W 5% 0402 SMD |
| MB86613PBT | IEEE 1394 Open HCI Controller |
| MB86613PFV | IEEE 1394 Open HCI Controller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MB86612PBT | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:IEEE 1394 Bus Controller (for MPEG, DVC) |
| MB86612PFV | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:IEEE 1394 Bus Controller (for MPEG, DVC) |
| MB86613 | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:IEEE 1394 Open HCI Controller |
| MB86613PBT | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:IEEE 1394 Open HCI Controller |
| MB86613PFV | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:IEEE 1394 Open HCI Controller |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。