- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377894 > MB86833 (Fujitsu Limited) 32-bit Embedded Controller PDF資料下載
參數(shù)資料
| 型號： | MB86833 |
| 廠商： | Fujitsu Limited |
| 英文描述： | 32-bit Embedded Controller |
| 中文描述： | 32位嵌入式控制器 |
| 文件頁數(shù)： | 71/82頁 |
| 文件大?。?/td> | 1373K |
| 代理商： | MB86833 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁當前第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁
MB86830 Series
71
(6)IRL Latch/Clear Register (IRLAT)
CS3#
=
L, Address<9:2>
=
0x05
bit 31 to bit 16 :Reserved [“0”Write, Don’t care for read]
bit 15 to bit 5
:Reserved [“0”Write, Read"0"]
bit 4
:IRL Clear [Wite only] (Clear
=
1, Not Clear
=
0)
bit 3 to bit 0
:IRL Latch [Read only] (RST
=
0000)
(7)IRC Mode Register (IMODE)
CS3#
=
L, Address<9:2>
=
0x06
bit 31 to bit 16 :Reserved [“0”Write, Don’t care for read]
bit 15 to bit 2
:Reserved [“0”Write, Read“0”]
bit 1 to bit 0
:IRC Mode [IRCMD] (Disable
=
00, Enable
=
01, RST
=
00)
17. DRAM controller
(1)DRAM Bank Configuration Register (DBANKR)
CS3#
=
L, Address<9:2>
=
0x08
bit 31
bit 30 to bit 11 :Reserved [“0”Write, Don’t care for read]
bit 10 to bit 9
:DRAM Start Address [STADR] (RST
=
01)
bit 8
:Hyper Page Enable [HE] (Page Mode DRAM
=
0, EDO DRAM
=
1, RST
=
0)
bit 7
:DRAM Type[TP] (4CAS-1WE= 0, 4WE -1CAS
=
1, RST
=
0)
bit 6 to bit 4
:Column Address [COL] (RST
=
011)
bit 3 to bit 0
:Bank Size [BKSIZE] (RST
=
0011)
:Access Error [ERR] (Error
=
1, No Error
=
0, RST
=
X, “0”Write Clear)
X:Don’t care
(2)DRAM Timing Register (DTIMR)
CS3#
=
L, Address<9:2>
=
0x09
bit 31 to bit 5
bit 4
bit 3 to bit 2
:Reserved [“0”Write, Don’t care for read]
:RAS#Precharge time specification bits [T
RPS
] at Self-Refresh
(2 Cycle
=
0, 4 Cycle
=
1, RST
=
1)
:RAS#Pulse width specification bit [T
RASCBR
] at CBR Refresh
(1 Cycle
=
00, 2 Cycle
=
01, 3 Cycle
=
10, RST
=
01)
:CAS#Pulse width specification bit [T
CAS
] (1 Cycle
=
0, 2 Cycle
=
1, RST
=
1)
:RAS#Precharge width specification bit [T
RP
] (1 Cycle
=
0, 2 Cycle
=
1, RST
=
0)
bit 1
bit 0
bit
→
31
16 15
5
4
3
0
Reserved
Reserved
CL
IRL
bit
→
31
16 15
2
1
0
Reserved
Reserved
IRCMD
bit
→
31
11 10
9
8
7
6
4
3
0
ERR
Reserved
STADR
HE TP
COL
BKSIZE
bit
→
31
5
4
3
2
1
0
Reserved
T
RPS
T
RASCBR
T
CAS
T
RP
相關PDF資料 |
PDF描述 |
|---|---|
| MB86833PMT2 | 32-bit Embedded Controller |
| MB86834 | 32-bit Embedded Controller |
| MB86834-120PFV | 32-bit Embedded Controller |
| MB86834PFV | 32-bit Embedded Controller |
| MB86835 | 32-bit Embedded Controller |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| MB86833PMT2 | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:32-bit Embedded Controller |
| MB86834 | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:32-bit Embedded Controller |
| MB86834-120PFV | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:32-bit Embedded Controller |
| MB86834PFV | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:32-bit Embedded Controller |
| MB86835 | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:32-bit Embedded Controller |
發(fā)布緊急采購，3分鐘左右您將得到回復。