- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377894 > MB86834 (Fujitsu Limited) 32-bit Embedded Controller PDF資料下載
參數(shù)資料
| 型號： | MB86834 |
| 廠商： | Fujitsu Limited |
| 英文描述： | 32-bit Embedded Controller |
| 中文描述： | 32位嵌入式控制器 |
| 文件頁數(shù)： | 62/82頁 |
| 文件大?。?/td> | 1373K |
| 代理商： | MB86834 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁當(dāng)前第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁
MB86830 Series
62
(4)Y Register (Y)
bit
→
(5)Ancillary State Register 17 (ASR17)
bit
→
31
bit 31 to bit 1
bit 0
:Reserved [“0”Write, Don’t care for read]
:Single Vector Trapping [SVT] (Enable
=
1, Disable
=
0, RST
=
0)
13. IU (Integer Unit) General-Purpose Registers (Not Memory Mapped)
The IU (integer unit) contains 136 32-bit general-purpose registers for holding arguments for operations and their
results. Of these registers, only 32 registers can be accessed through blocks called register windows.
The integer unit has eight register windows. The register window to be used is determined by the CWP bits (bits
2 to 0) in the Processor Status Register (PSR). Each register window consists of eight global registers available
commonly to all register windows and 24 registers (in-register
×
8, local register
×
8, out-register
×
8). The in-reg-
isters and out-registers are used commonly between adjacent register windows.
(1)Zero Register (r0)
bit
→
bit 31 to bit 0
:0
(2)General register (r1 to r31)
bit
→
31
Don’t care at reset.
14. Bit map of register with built-in CPU core
(1)Cache/BIU Control Register (CBIR)
bit
→
31
ASI= 0x01, Address= 0x00000000
H
8
7
6
5
bit 31 to bit 10 :Reserved [“0”Write, Don’t care for read]
bit 9 to bit 8
:Non-cacheable Wait-state [Don’t care for read]
bit 7
:Cacheability Enable [Don’t care for read] (Enable
=
1, Disable
=
0, RST
=
0)
bit 6
:Reserved [“0”Write, Don’t care for read]
bit 5
:Write Buffer Enable (Enable
=
1, Disable
=
0, RST
=
0)
bit 4
:Prefetch Buffer Enable (Enable
=
1, Disable
=
0, RST
=
0)
bit 3
:Data Cache Lock (Lock
=
1, Unlock
=
0, RST
=
0)
bit 2
:Data Cache Enable (Enable
=
1, Disable
=
0, RST
=
0)
bit 1
:Instruction Cache Lock (Lock
=
1, Unlock
=
0, RST
=
0)
bit 0
:Instruction Cache Enable (Enable
=
1, Disable
=
0, RST
=
0)
31
0
1
0
Reserved
SVT
31
0
0
0
10
9
4
3
2
1
0
Reserved
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MB86834-120PFV | 32-bit Embedded Controller |
| MB86834PFV | 32-bit Embedded Controller |
| MB86835 | 32-bit Embedded Controller |
| MB86835PMT2 | 32-bit Embedded Controller |
| MB86836 | 32-bit Embedded Controller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MB86834-120PFV | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:32-bit Embedded Controller |
| MB86834PFV | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:32-bit Embedded Controller |
| MB86835 | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:32-bit Embedded Controller |
| MB86835PMT2 | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:32-bit Embedded Controller |
| MB86836 | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:32-bit Embedded Controller |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。