參數(shù)資料
型號(hào): MB86836-108PBT
廠商: FUJITSU LTD
元件分類: 微控制器/微處理器
英文描述: 32-bit Embedded Controller
中文描述: 32-BIT, 108 MHz, RISC MICROCONTROLLER, PBGA144
封裝: 12 X 12 MM, PLASTIC, FBGA-144
文件頁(yè)數(shù): 23/82頁(yè)
文件大小: 1373K
代理商: MB86836-108PBT
MB86830 Series
23
2.
RECOMMENDED OPERATING CONDITIONS
(1)MB86831-66/MB86832-66/MB86833
(V
SS
=
0.0 V)
(2)MB86831-80/MB86832- 80, -100
(V
SS
= 0.0 V)
(3)MB86834-108,-120/MB86836-90,-108
(V
SS
=
0.0 V)
Parameter
Symbol
Value
Unit
Min.
Typ.
Max.
Power supply voltage (I/O
=
5.0 V)
Power supply voltage (I/O
=
3.3 V)
Power supply voltage (internal)
V
DD5
4.75
5.0
5.25
V
V
DD5
3.0
3.3
3.6
V
V
DD3
3.0
3.3
+
25
3.6
V
“L” level input voltage
V
IL
0
V
DD3
×
0.25
V
DD5
+
70
V
“H” level input voltage
V
IH
V
DD3
×
0.65
0
V
Operating temperature
Topr
°
C
Parameter
Symbol
Value
Unit
Min.
Typ.
Max.
Power supply voltage (I/O
=
5.0 V)
Power supply voltage (I/O
=
3.3 V)
Power supply voltage (internal)
V
DD5
4.75
5.0
5.25
V
V
DD5
3.15
3.3
3.45
V
V
DD3
3.15
3.3
+
25
3.45
V
“L” level input voltage
V
IL
0
V
DD3
×
0.25
V
DD5
+
70
V
“H” level input voltage
V
IH
V
DD3
×
0.65
0
V
Operating temperature
Topr
°
C
Parameter
Symbol
Value
Unit
Min.
Typ.
Max.
Power supply voltage (I/O)
V
DD5
(V
DDE
)
3.15
3.3
3.45
V
Power supply voltage (internal)
V
DD3
(V
DDE
)
2.4
0.3
2.0
2.5
+
25
2.6
V
“L” level input voltage
V
IL
0.8
V
“H” level input voltage
V
IH
V
DDE
+
0.3
+
70
V
Operating temperature
Topr
0
°
C
相關(guān)PDF資料
PDF描述
MB86836PBT 32-bit Embedded Controller
MB86836PMT2 32-bit Embedded Controller
MB86941PFV Peripheral LSI for SPARClite
MB86941 Peripheral LSI for SPARClite
MB86942 Peripheral LSI for SPARClite
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MB86836-108PMT2 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:32-bit Embedded Controller
MB86836PBT 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:32-bit Embedded Controller
MB86836PMT2 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:32-bit Embedded Controller
MB86930-30ZF-G-BND 制造商:FUJITSU 功能描述:
MB86941 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:Peripheral LSI for SPARClite