- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄69020 > MB90F334APMC 16-BIT, FLASH, 24 MHz, MICROCONTROLLER, PQFP120 PDF資料下載
參數(shù)資料
| 型號(hào)： | MB90F334APMC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 16-BIT, FLASH, 24 MHz, MICROCONTROLLER, PQFP120 |
| 封裝： | 16 X 16 MM, 1.70 MM HEIGHT, 0.50 MM PITCH, PLASTIC, LFQFP-120 |
| 文件頁(yè)數(shù)： | 95/120頁(yè) |
| 文件大小： | 1210K |
| 代理商： | MB90F334APMC |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)當(dāng)前第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)
MB90330A Series
76
15.
DMAC
DMAC is simple DMA with the function equal with EI2OS. It has 16 channels DMA transfer channels with the
following features.
Performs automatic data transfer between the peripheral resource (I/O) and memory
The program execution of CPU stops in the DMA start-up
Capable of selecting whether to increment the transfer source and destination addresses
DMA transfer is controlled by the DMA enable register, DMA stop status register, DMA status register, and
descriptor.
A STOP request is available for stopping DMA transfer from the resource.
Upon completion of DMA transfer, the flag bit corresponding to the transfer completed channel in the DMA
status register is set and a termination interrupt is output to the transfer controller.
Register list
(Continued)
DMA enable register upper (DERH)
DMA enable register lower (DERL)
DMA stop status register (DSSR)
DMA status register upper (DSRH)
DMA status register lower (DSRL)
DMA descriptor channel specification register (DCSR)
* : The DSSR is lower when the STP bit of DCSR in the DSSR is “0”.
The DSSR is upper when the STP bit of DCSR in the DSSR is “1”.
bit
Initial Value
Address : 0000ADH
00000000B
bit
Initial Value
Address : 0000ACH
00000000B
bit
Initial Value
Address : 0000A4H
00000000B
*
bit
Initial Value
Address : 00009DH
00000000B
bit
Initial Value
Address : 00009CH
00000000B
bit
Initial Value
Address : 00009BH
00000000B
( R/W )
15
14
13
12
11
10
9
8
EN14
( R/W )
EN15
EN13
EN12
EN11
EN10
EN9
EN8
( R/W )
76
5
4
3
2
1
0
EN6
( R/W )
EN7
EN5
EN4
EN3
EN2
EN1
EN0
76
5
4
3
2
1
0
STP6
STP14
STP7
STP15
STP5
STP13
STP4
STP12
STP3
STP11
STP2
STP10
STP1
STP9
STP0
STP8
( R/W )
15
14
13
12
11
10
9
8
DTE14
DTE15
DTE13
DTE12
DTE11
DTE10
DTE9
DTE8
( R/W )
76
5
4
3
2
1
0
DTE6
( R/W )
DTE7
DTE5
DTE4
DTE3
DTE2
DTE1
DTE0
( R/W )
15
14
13
12
11
10
9
8
( R/W )
STP
DCSR3 DCSR2 DCSR1 DCSR0
Reserved Reserved Reserved
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MB90333APMC | 16-BIT, MROM, 24 MHz, MICROCONTROLLER, PQFP120 |
| MB90F334APMC1 | 16-BIT, FLASH, 24 MHz, MICROCONTROLLER, PQFP120 |
| MB90F395HAPMT | 16-BIT, FLASH, 24 MHz, MICROCONTROLLER, PQFP120 |
| MB90F428GBPFV | 16-BIT, FLASH, 16 MHz, MICROCONTROLLER, PQFP100 |
| MB90F423GBPFV | 16-BIT, FLASH, 16 MHz, MICROCONTROLLER, PQFP100 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MB90F334APMC1-GE1 | 制造商:FUJITSU 功能描述: |
| MB90F334APMC1-G-SPE1 | 制造商:FUJITSU 功能描述: |
| MB90F334APMC-G-JNE1 | 制造商:FUJITSU 功能描述: |
| MB90F334APMC-G-SNE1 | 制造商:FUJITSU 功能描述: |
| MB90F334APMC-G-SPE1 | 制造商:FUJITSU 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。