- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377931 > MB90V520 (Fujitsu Limited) 16-bit Proprietary Microcontroller PDF資料下載
參數(shù)資料
| 型號(hào)： | MB90V520 |
| 廠商： | Fujitsu Limited |
| 英文描述： | 16-bit Proprietary Microcontroller |
| 中文描述： | 16位微控制器專有 |
| 文件頁(yè)數(shù)： | 3/106頁(yè) |
| 文件大?。?/td> | 1539K |
| 代理商： | MB90V520 |
第1頁(yè)第2頁(yè)當(dāng)前第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)
MB90520 Series
3
(Continued)
16-bit I/O timer
16-bit free-run timers 1, 2: 2 channels
Input captures 0, 1 (ICU): Generates an interrupt request by latching a 16-bit free-run timer counter value upon
detection of an edge input to the pin.
Output compares 0, 1 (OCU): Generates an interrupt request and reverses the output level upon detection of a
match between the 16-bit free-run timer counter value and the compare setting
value.
8/16-bit up/down counter/timers 0, 1: 1 channel (8-bit
×
2 channels)
Extended I/O serial interfaces 0, 1: 1 channel
UART (SCI)
With full-duplex double buffer
Clock asynchronized or clock synchronized transmission can be selectively used.
DTP/external interrupt circuit (8 channels)
A module for starting extended intelligent I/O service (EI
2
OS) and generating an external interrupt triggered
by an external input.
Wake-up interrupt
Receives external interrupt requests and generates an interrupt request upon an “L” level input.
Delayed interrupt generation module
Generates an interrupt request for switching tasks.
8/10-bit A/D converter (8 channels)
8/10-bit resolution can be selectively used.
Starting by an external trigger input.
Conversion time: minimum 15.0
μ
s (at machine clock frequency of 16 MHz, including sampling time)
8-bit D/A converter (based on the R-2R system)
8-bit resolution: 2 channels (independent)
Setup time: 12.5
μ
s
Clock timer: 1 channel
LCD controller/driver
A common driver and a segment driver that can directly drive the LCD (liquid crystal display) panel
Clock output function
Note: Do not set external bus mode for the MB90520 series because it cannot be operated in this mode.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MB90522 | 36-Bit Bus Transceivers With 3-State Outputs 100-LQFP -55 to 125 |
| MB90522PFF | Quadruple 2-Input Positive-NAND Gates 14-CDIP -55 to 125 |
| MB90522PFV | Quadruple 2-Input Positive-NAND Gates 14-CFP -55 to 125 |
| MB90523 | Quadruple 2-Input Positive-NAND Gates 20-LCCC -55 to 125 |
| MB90523PFF | 16-bit Proprietary Microcontroller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MB-910 | 制造商:Circuit Test 功能描述:BREADBOARD WIRING KIT - 350 PCS |
| MB9100100 | 制造商:COM/DUO 功能描述:FAN 4-6WKS |
| MB9100-100 | 制造商:COM/DUO 功能描述:FAN 4-6WKS |
| MB91101 | 制造商:Panasonic Industrial Company 功能描述:IC |
| MB91101A | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:32-bit RISC Microcontroller |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。