MB90520B Series
DS07-13707-5E
39
3.
Watchdog Timer
The watchdog timer is a timer/counter used to detect faults such as program runaway.
The watchdog timer is a 2-bit counter that counts the clock signal from the timebase timer or clock timer.
Once started, the watchdog timer must be cleared before the 2-bit counter overflows. If an overflow occurs,
the CPU is reset.
Interval time for the watchdog timer
* : The difference between the maximum and minimum watchdog timer interval times is due to the timing when the
counter is cleared.
* : As the watchdog timer is a 2-bit counter that counts the carry-up signal from the timebase timer or clock timer,
clearing the timebase timer (when operating on HCLK) or the clock timer (when operating on SCLK) lengthens
the time until the watchdog timer reset is generated.
Watchdog timer count clock
Events that stop the watchdog timer
1 : Stop due to a power-on reset
2 : Reset due to recovery from hardware standby mode
3 : Watchdog reset
Events that clear the watchdog timer
1 : External reset input from the RST pin.
2 : Writing “0” to the software reset bit.
3 : Writing “0” to the watchdog control bit (second and subsequent times) .
4 : Changing to sleep mode (clears the watchdog timer and temporarily halts the count) .
5 : Changing to pseudo-clock mode (clears the watchdog timer and temporarily halts the count) .
6 : Changing to clock mode (clears the watchdog timer and temporarily halts the count) .
7 : Changing to stop mode (clears the watchdog timer and temporarily halts the count) .
HCLK : Oscillation Clock (4 MHz)
SCLK : Sub-Clock (8.192 kHz)
Min
Max
Clock Period
Min
Max
Clock Period
Approx. 3.58 ms
Approx. 4.61 ms
214
± 211 / HCLK Approx. 0.438 s Approx. 0.563 s 212 ± 29 / SCLK
Approx. 14.33 ms
Approx. 18.30 ms
216
± 213 / HCLK Approx. 3.500 s Approx. 4.500 s 215 ± 212 / SCLK
Approx. 57.23 ms
Approx. 73.73 ms
218
± 215 / HCLK Approx. 7.000 s Approx. 9.000 s 216 ± 213 / SCLK
Approx. 458.75 ms Approx. 589.82 ms 221
± 218 / HCLK Approx. 14.00 s Approx. 18.00 s 217 ± 214 / SCLK
WTC : WDCS
HCLK : Oscillation clock
PCLK : PLL clock
SCLK : Sub-clock
“0”
Count the clock timer output.
“1”
Count the timebase timer output.