參數(shù)資料
型號: MB91F264BPF-G-E1
廠商: Fujitsu Limited
英文描述: 32-bit Proprietary Microcontroller CMOS
中文描述: 32位微控制器專有的CMOS
文件頁數(shù): 22/60頁
文件大?。?/td> 720K
代理商: MB91F264BPF-G-E1
MB91260B Series
22
I
NOTE ON DEBUGGER
Step execution of RETI command
If an interrupt occurs frequently during step execution, the corresponding interrupt handling routine is executed
repeatedly after step execution.
This will prevent the main routine and low-interrupt-level programs from being executed.
Do not execute step of RETI instruction for escape.
Disable the corresponding interrupt and execute debugger when the corresponding interrupt handling routine
no longer needs debugging.
Operand break
Do not apply a data event break to access to the area containing the address of a system stack pointer.
Execution in an unused area of FLASH memory
Accidentally executing an instruction in an unused area of FLASH memory (with data placed at 0XFFFF) prevents
breaks from being accepted.
To prevent this, the code event address mask function of the debugger should be used to cause a break when
accessing an instruction in an unused area.
Power-on debugging
All of the following three conditions must be satisfied when the power supply is turned off by power-on debugging.
(1) The time for the user power to fall from 0.9 VCC to 0.5 VCC is 25
μ
s or longer.
Note : In a dual-power system, VCC indicates the external I/O power supply voltage.
(2) CPU operating frequency must be higher than 1 MHz.
(3) During execution of user program
Interrupt handler for NMI request (tool)
Add the following program to the interrupt handler to prevent the device from malfunctioning in case the factor
flag to be set only in response to a break request from the ICE is set, for example, by an adverse effect of noise
to the DSU pin while the ICE is not connected. Enable to use the ICE while adding this program.
Additional location
Next interrupt handler
Interrupt source
: NMI request (tool)
Additional program
STM
LDI
LDI
STB
LDM
RETI
Interrupt number
: #13 (decimal) , 0D
H
(hexa decimal)
Offset
: 3C8
H
Address TBR is default
: 000FFFC8
H
(R0, R1)
#B00
H
, R0;
#0, R1
R1, @R0
(R0, R1)
: B00
H
is the address of DSU break factor register.
: Clear the break factor register.
相關PDF資料
PDF描述
MB91F264BPFV-G 32-bit Proprietary Microcontroller CMOS
MB91F264BPFV-G-E1 32-bit Proprietary Microcontroller CMOS
MB91306RPFV 32-Bit Microcontroller
MB91V307RCR 32-Bit Microcontroller
MB91307RPFV 32-Bit Microcontroller
相關代理商/技術參數(shù)
參數(shù)描述
MB91F264BPFV-G 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:32-bit Proprietary Microcontroller CMOS
MB91F264BPFV-G-E1 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:32-bit Proprietary Microcontroller CMOS
MB91F267 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:32-bit Proprietary Microcontroller
MB91F267A 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:32-bit Proprietary Microcontrollers
MB91F267APMC-G 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:32-bit Proprietary Microcontrollers