MB95120MB Series
57
(8) I2C Timing
(VCC
= 5.0 V ± 10%, AVSS = VSS = 0.0 V, TA = 40 °C to + 105 °C)
*1 : R, C : Pull-up resistor and load capacitor of the SCL and SDA lines.
*2 : The maximum tHD;DAT have only to be met if the device dose not stretch the “L” width (tLOW) of the SCL signal.
*3 : A fast-mode I2C-bus device can be used in a standard-mode I2C-bus system, but the requirement
tSU;DAT
≥ 250 ns must then be met.
*4 : Refer to “
Note of SDA and SCL set-up time”.
Note : The rating of the input data set-up time in the device connected to the bus cannot be satisfied depending on
the load capacitance or pull-up resistor.
Be sure to adjust the pull-up resistor of SDA and SCL if the rating of the input data set-up time cannot be
satisfied.
Parameter
Symbol
Pin
name
Condition
Value
Unit
Standard-mode
Fast-mode
Min
Max
Min
Max
SCL clock frequency
fSCL
SCL0
R
= 1.7 k,
C
= 50 pF*1
0
100
0
400
kHz
(Repeat) Start condition hold time
SDA
↓ → SCL ↓
tHD;STA
SCL0
SDA0
4.0
0.6
s
SCL clock “L” width
tLOW
SCL0
4.7
1.3
s
SCL clock “H” width
tHIGH
SCL0
4.0
0.6
s
(Repeat) Start condition setup time
SCL
↑ → SDA ↓
tSU;STA
SCL0
SDA0
4.7
0.6
s
Data hold time SCL
↓ → SDA ↓ ↑
tHD;DAT
SCL0
SDA0
0
3.45*2
00.9*3
s
Data setup time SDA
↓ ↑ → SCL ↑ tSU;DAT
SCL0
SDA0
0.25*4
0.1*4
s
Stop condition setup time SCL
↑ →
SDA
↑
tSU;STO
SCL0
SDA0
4.0
0.6
s
Bus free time between stop
condition and start condition
tBUF
SCL0
SDA0
4.7
1.3
s
SDA0
SCL0
6 tcp
Note of SDA and SCL set-up time
Input data set-up time