- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377941 > MBM29DL400TC-12 (Fujitsu Limited) High speed CAN transceiver PDF資料下載
參數(shù)資料
| 型號： | MBM29DL400TC-12 |
| 廠商： | Fujitsu Limited |
| 元件分類： | CAN |
| 英文描述： | High speed CAN transceiver |
| 中文描述： | 4分（為512k × 8/256K × 16）位 |
| 文件頁數(shù)： | 22/56頁 |
| 文件大?。?/td> | 551K |
| 代理商： | MBM29DL400TC-12 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁當(dāng)前第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁
MBM29DL400TC
-55/-70/-90/-12
/MBM29DL400BC
-55/-70/-90/-12
22
Write Operation Status
Detailed in Table 9 are all the status flags that can determine the status of the bank for the current mode operation.
The read operation from the bank where is not operate Embedded Algorithm returns a data of memory cell.
These bits offer a method for determining whether a Embedded Algorithm is completed properly. The information
on DQ
2
is address sensitive. This means that if an address from an erasing sector is consectively read, then the
DQ
2
bit will toggle. However, DQ
2
will not toggle if an address from a non-erasing sector is consectively read.
This allows the user to determine which sectors are erasing and which are not.
The status flag is not output from bank (non-busy bank) not executing Embedded Algorithm. For example, there
is bank (busy bank) which is now executing Embedded Algorithm. When the read sequence is [1] <busy bank>,
[2] <non-busy bank>, [3] <busy bank>, the DQ
6
is toggling in the case of [1] and [3]. In case of [2], the data of
memory cell is outputted. In the erase-suspend read mode with the same read sequence, DQ
6
will not be toggled
in the [1] and [3].
In the erase suspend read mode, DQ
2
is toggled in the [1] and [3]. In case of [2], the data of memory cell is
outputted.
Notes:
1. Successive reads from the erasing or erase-suspend sector will cause DQ
2
to toggle. Reading from
non-erase suspend sector address will indicate logic “1” at the DQ
2
bit.
2. DQ
0
and DQ
1
are reserve pins for future use.
3. DQ
4
is Fujitsu internal use only.
Table 9 Hardware Sequence Flags
Status
DQ
7
DQ
6
DQ
5
DQ
3
DQ
2
In Progress
Embedded Program Algorithm
DQ
7
Toggle
0
0
1
Embedded Erase Algorithm
0
Toggle
0
1
Toggle
(Note 1)
Erase
Suspended
Mode
Erase Suspend Read
(Erase Suspended Sector)
1
1
0
0
Toggle
Erase Suspend Read
(Non-Erase Suspended Sector)
Data
Data
Data Data
Data
Erase Suspend Program
(Non-Erase Suspended Sector)
DQ
7
Toggle
0
0
1
(Note 1)
Exceeded
Time Limits
Embedded Program Algorithm
DQ
7
Toggle
1
0
1
Embedded Erase Algorithm
0
Toggle
1
1
N/A
Erase
Suspended
Mode
Erase Suspend Program
(Non-Erase Suspended Sector)
DQ
7
Toggle
1
0
N/A
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MBM29DL400TC-55 | High speed CAN transceiver |
| MBM29DL400BC-12 | LED Lamp; LED Color:Blue; Luminous Intensity:37mcd; Viewing Angle:120 ; Forward Current:20mA; Forward Voltage:3.5V; Operating Temperature Range:-40 C to +85 C; Leaded Process Compatible:Yes; Peak Reflow Compatible (260 C):Yes RoHS Compliant: Yes |
| MBM29DL640E | 64 M (8 M X 8/4 M X 16) BIT Dual Operation |
| MBM29DL640E12 | 64 M (8 M X 8/4 M X 16) BIT Dual Operation |
| MBM29DL640E12PBT | 64 M (8 M X 8/4 M X 16) BIT Dual Operation |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MBM29DL400TC-55 | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:4M (512K X 8/256K X 16) BIT |
| MBM29DL400TC-70 | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:4M (512K X 8/256K X 16) BIT |
| MBM29DL400TC-90 | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:4M (512K X 8/256K X 16) BIT |
| MBM29DL640E | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:64 M (8 M X 8/4 M X 16) BIT Dual Operation |
| MBM29DL640E12 | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:64 M (8 M X 8/4 M X 16) BIT Dual Operation |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。