- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377941 > MBM29DL400TC-90 (Fujitsu Limited) Fault-tolerant CAN transceiver - Application: Control Devices ; Category: transceiver ; Configuration: FT-CAN ; Features: ISO11898-3 compliant ; Function: Transceivers ; Number of pins: 14 ; Operating temperature: -40 ~ +125 Cel; Package material: SO14 ; Supply voltage: 5 V; Transceiver type: Fault-Tolerant CAN Transceivers PDF資料下載
參數(shù)資料
| 型號： | MBM29DL400TC-90 |
| 廠商： | Fujitsu Limited |
| 元件分類： | CAN |
| 英文描述： | Fault-tolerant CAN transceiver - Application: Control Devices ; Category: transceiver ; Configuration: FT-CAN ; Features: ISO11898-3 compliant ; Function: Transceivers ; Number of pins: 14 ; Operating temperature: -40 ~ +125 Cel; Package material: SO14 ; Supply voltage: 5 V; Transceiver type: Fault-Tolerant CAN Transceivers |
| 中文描述： | 4分（為512k × 8/256K × 16）位 |
| 文件頁數(shù)： | 25/56頁 |
| 文件大?。?/td> | 551K |
| 代理商： | MBM29DL400TC-90 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁當(dāng)前第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁
25
MBM29DL400TC
-55/-70/-90/-12
/MBM29DL400BC
-55/-70/-90/-12
For example, DQ
2
and DQ
6
can be used together to determine if the erase-suspend-read mode is in progress.
(DQ
2
toggles while DQ
6
does not.) See also Table 9 and Figure 19.
Furthermore, DQ
2
can also be used to determine which sector is being erased. When the device is in the erase
mode, DQ
2
toggles if this bit is read from an erasing sector.
To operate toggle bit function properly, CE or OE must be high when bank address is changed.
Note:
Successive reads from the erasing or erase-suspend sector will cause DQ
2
to toggle. Reading from non-
erase suspend sector address will indicate logic “1” at the DQ
2
bit.
RY/BY
Ready/Busy
The MBM29DL400TC/BC provide a RY/BY open-drain output pin as a way to indicate to the host system that
the Embedded Algorithms are either in progress or has been completed. If the output is low, the devices are
busy with either a program or erase operation. If the output is high, the devices are ready to accept any read/
write or erase operation. When the RY/BY pin is low, the devices will not accept any additional program or erase
commands. If the MBM29DL400TC/BC are placed in an Erase Suspend mode, the RY/BY output will be high.
During programming, the RY/BY pin is driven low after the rising edge of the fourth write pulse. During an erase
operation, the RY/BY pin is driven low after the rising edge of the sixth write pulse. The RY/BY pin will indicate
a busy condition during the RESET pulse. Refer to Figure 11 and 12 for a detailed timing diagram. The RY/BY
pin is pulled high in standby mode.
Since this is an open-drain output, RY/BY pins can be tied together in parallel with a pull-up resistor to V
CC
.
Byte/Word Configuration
The BYTE pin selects the byte (8-bit) mode or word (16-bit) mode for the MBM29DL400TC/BC devices. When
this pin is driven high, the devices operate in the word (16-bit) mode. The data is read and programmed at DQ
0
to DQ
15
. When this pin is driven low, the devices operate in byte (8-bit) mode. Under this mode, the DQ
15
/A
-1
pin
becomes the lowest address bit and DQ
8
to DQ
14
bits are tri-stated. However, the command bus cycle is always
an 8-bit operation and hence commands are written at DQ
0
to DQ
7
and the DQ
8
to DQ
15
bits are ignored. Refer
to Figures 13, 14 and 15 for the timing diagram.
Data Protection
The MBM29DL400TC/BC are designed to offer protection against accidental erasure or programming caused
by spurious system level signals that may exist during power transitions. During power up the devices
automatically reset the internal state machine in the Read mode. Also, with its control register architecture,
alteration of the memory contents only occurs after successful completion of specific multi-bus cycle command
sequences.
The devices also incorporate several features to prevent inadvertent write cycles resulting form V
CC
power-up
and power-down transitions or system noise.
Mode
DQ
7
DQ
6
DQ
2
Program
DQ
7
Toggle
1
Erase
0
Toggle
Toggle (Note)
Erase-Suspend Read
(Erase-Suspended Sector)
(Note 1)
1
1
Toggle
Erase-Suspend Program
DQ
7
Toggle
1 (Note)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MBM29DL400BC | 4M (512K X 8/256K X 16) BIT |
| MBM29DL400BC-70 | 4M (512K X 8/256K X 16) BIT |
| MBM29DL400BC-90 | 4M (512K X 8/256K X 16) BIT |
| MBM29DL400TC | High speed CAN transceiver |
| MBM29DL400TC-12 | High speed CAN transceiver |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MBM29DL640E | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:64 M (8 M X 8/4 M X 16) BIT Dual Operation |
| MBM29DL640E12 | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:64 M (8 M X 8/4 M X 16) BIT Dual Operation |
| MBM29DL640E12PBT | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:64 M (8 M X 8/4 M X 16) BIT Dual Operation |
| MBM29DL640E12TN | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:64 M (8 M X 8/4 M X 16) BIT Dual Operation |
| MBM29DL640E12TR | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:64 M (8 M X 8/4 M X 16) BIT Dual Operation |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。