參數(shù)資料
型號(hào): MBM29F033C-70PTN
廠商: FUJITSU LTD
元件分類: DRAM
英文描述: 32M (4M X 8) BIT
中文描述: 4M X 8 FLASH 5V PROM, 70 ns, PDSO40
封裝: PLASTIC, TSOP1-40
文件頁(yè)數(shù): 21/46頁(yè)
文件大小: 478K
代理商: MBM29F033C-70PTN
21
MBM29F033C
-70/-90/-12
the device will accept additional sector erase commands. To insure the command has been accepted, the system
software should check the status of DQ
3
prior to and following each subsequent sector erase command. If DQ
3
were high on the second status check, the command may not have been accepted.
Refer to Table 7: Hardware Sequence Flags
DQ
2
Toggle Bit II
This toggle bit, along with DQ
6
, can be used to determine whether the device is in the Embedded Erase
TM
Algorithm or in Erase Suspend.
Successive reads from the erasing sector will cause DQ
2
to toggle during the Embedded Erase
TM
Algorithm. If
the device is in the erase-suspended-read mode, successive reads from the erase-suspended sector will cause
DQ
2
to toggle. When the device is in the erase-suspended-program mode, successive reads from the byte
address of the non-erase suspended sector will indicate a logic “1” at the DQ
2
bit.
DQ
6
is different from DQ
2
in that DQ
6
toggles only when the standard program or Erase, or Erase Suspend
Program operation is in progress. The behavior of these two status bits, along with that of DQ
7
, is summarized
as follows:
Notes:
1.These status flags apply when outputs are read from a sector that has been erase-suspended.
2.These status flags apply when outputs are read from the byte address of the non-erase suspended sector.
For example, DQ
2
and DQ
6
can be used together to determine the erase-suspend-read mode. (DQ
2
toggles
while DQ
6
does not.) See also Table 7 and Figure 14.
Furthermore, DQ
2
can also be used to determine which sector is being erased. When the device is in the erase
mode, DQ
2
toggles if this bit is read from the erasing sector.
RY/BY
Ready/Busy
The MBM29F033C provides a RY/BY open-drain output pin as a way to indicate to the host system that the
Embedded Algorithms are either in progress or has been completed. If the output is low, the device is busy with
either a program or erase operation. If the output is high, the device is ready to accept any read/write or erase
operation. When the RY/BY pin is low, the device will not accept any additional program or erase commands
with the exception of the Erase Suspend command. If the MBM29F033C is placed in an Erase Suspend mode,
the RY/BY output will be high, by means of connecting with a pull-up resistor to V
CC
.
During programming, the RY/BY pin is driven low after the rising edge of the fourth WE pulse. During an erase
operation, the RY/BY pin is driven low after the rising edge of the sixth WE pulse. The RY/BY pin will indicate a
busy condition during RESET pulse. Refer to Figure 10 for a detailed timing diagram. The RY/BY pin is pulled
high in standby mode.
Since this is an open-drain output, several RY/BY pins can be tied together in parallel with a pull-up resistor to V
CC
.
Mode
DQ
7
DQ
6
DQ
2
Program
DQ
7
toggles
1
Erase
0
toggles
toggles
Erase Suspend Read (1)
(Erase-Suspended Sector)
1
1
toggles
Erase Suspend Program
DQ
7
(2)
toggles
1 (2)
相關(guān)PDF資料
PDF描述
MBM29F033C-70PTR 32M (4M X 8) BIT
MBM29F033C-90 32M (4M X 8) BIT
MBM29F033C-90PTN 32M (4M X 8) BIT
MBM29F033C-90PTR 32M (4M X 8) BIT
MBM29F033C-12 32M (4M X 8) BIT
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MBM29F033C-70PTR 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:32M (4M X 8) BIT
MBM29F033C-90 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:32M (4M X 8) BIT
MBM29F033C-90PTN 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:32M (4M X 8) BIT
MBM29F033C-90PTN-SFL 制造商:Spansion 功能描述:NOR Flash Parallel 5V 32Mbit 4M x 8bit 90ns 40-Pin TSOP-I
MBM29F033C-90PTN-SFLE1 制造商:Spansion 功能描述:NOR Flash Parallel 5V 32Mbit 4M x 8bit 90ns 40-Pin TSOP-I