- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377945 > MBM29F400BC-90PF (FUJITSU LTD) Current-Limited, Power-Distribution Switches 16-SOIC -40 to 85 PDF資料下載
參數(shù)資料
| 型號： | MBM29F400BC-90PF |
| 廠商： | FUJITSU LTD |
| 元件分類： | DRAM |
| 英文描述： | Current-Limited, Power-Distribution Switches 16-SOIC -40 to 85 |
| 中文描述： | 256K X 16 FLASH 5V PROM, 90 ns, PDSO44 |
| 封裝： | PLASTIC, SOP-44 |
| 文件頁數(shù)： | 20/47頁 |
| 文件大?。?/td> | 542K |
| 代理商： | MBM29F400BC-90PF |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁當(dāng)前第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁
20
MBM29F400TC
-55/-70/-90
/MBM29F400BC
-55/-70/-90
Furthermore, DQ
2
can also be used to determine which sector is being erased. When the device is in the erase
mode, DQ
2
toggles if this bit is read from the erasing sector.
RY/BY
Ready/Busy
The MBM29F400TC/BC provides a RY/BY open-drain output pin as a way to indicate to the host system that
the Embedded
TM
Algorithms are either in progress or completed. If the output is low, the device is busy with
either a program or erase operation. If the output is high, the device is ready to accept any read/write or erase
operation. When the RY/BY pin is low, the device will not accept any additional program or erase commands. If
the MBM29F400TC/BC is placed in an Erase Suspend mode, the RY/BY output will be high. Also, since this is
an open drain output, many RY/BY pins can be tied together in parallel with a pull up resistor to V
CC
.
During programming, the RY/BY pin is driven low after the rising edge of the fourth write pulse. During an erase
operation, the RY/BY pin is driven low after the rising edge of the sixth write pulse. The RY/BY pin will indicate
a busy condition during the RESET pulse. Refer to Figure 11 and 12 for a detailed timing diagram.
Since this is an open-drain output, several RY/BY pins can be tied together in parallel with a pull-up resistor to V
CC
.
RESET
Hardware Reset
The MBM29F400TC/BC device may be reset by driving the RESET pin to V
IL
. The RESET pin has a pulse
requirement and has to be kept low (V
IL
) for at least 500 ns in order to properly reset the internal state machine.
Any operation in the process of being executed will be terminated and the internal state machine will be reset
to the read mode 20
μ
s after the RESET pin is driven low. Furthermore, once the RESET pin goes high, the
device requires time of t
RH
before it will allow read access. When the RESET pin is low, the device will be in the
standby mode for the duration of the pulse and all the data output pins will be tri-stated. If a hardware reset
occurs during a program or erase operation, the data at that particular location will be corrupted. Please note
that the RY/BY output signal should be ignored during the RESET pulse. Refer to Figure 12 for the timing diagram.
Refer to Temporary Sector Unprotection for additional functionality.
If hardware reset occurs during Embedded Erase Algorithm, there is a possibility that the erasing sector(s)
cannot be used.
Byte/Word Configuration
The BYTE pin selects the byte (8-bit) mode or word (16-bit) mode for the MBM29F400TC/BC device. When this
pin is driven high, the device operates in the word (16-bit) mode. The data is read and programmed at DQ
0
to
DQ
15
. When this pin is driven low, the device operates in byte (8-bit) mode. Under this mode, the DQ
15
/A
-1
pin
becomes the lowest address bit and DQ
8
to DQ
14
bits are tri-stated. However, the command bus cycle is always
an 8-bit operation and hence commands are written at DQ
0
to DQ
7
and the DQ
8
to DQ
15
bits are ignored. Refer
to Figures 13, 14 and 15 for the timing diagram.
Data Protection
The MBM29F400TC/BC are designed to offer protection against accidental erasure or programming caused by
spurious system level signals that may exist during power transitions. During power up the device automatically
resets the internal state machine in the read mode. Also, with its control register architecture, alteration of the
memory contents only occurs after successful completion of specific multi-bus cycle command sequences.
The device also incorporate several features to prevent inadvertent write cycles resulting form V
CC
power-up and
power-down transitions or system noise.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MBM29F400BC-90PFTN | Current-Limited, Power-Distribution Switches 16-SOIC -40 to 85 |
| MBM29F400BC-90PFTR | Current-Limited, Power-Distribution Switches 16-SOIC -40 to 85 |
| MBM29F400TC | Current-Limited, Power-Distribution Switches 16-SOIC -40 to 85 |
| MBM29F400TC-55 | Replaced by TPS2044B : 0.7A, 2.7-5.5V Quad (2In/4Out) Hi-Side MOSFET, Fault Report, Act-Low Enable 16-SOIC -40 to 85 |
| MBM29F400TC-55PF | 4M (512K X 8/256K X 16) BIT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MBM29F400BC-90PFTN | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:4M (512K X 8/256K X 16) BIT |
| MBM29F400BC-90PFTN-SFL(E1) | 制造商:Spansion 功能描述: |
| MBM29F400BC-90PFTN-SFLE1 | 制造商:Spansion 功能描述:IC 5V 4M FLASH |
| MBM29F400BC-90PFTR | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:4M (512K X 8/256K X 16) BIT |
| MBM29F400BC-90PFVGTSFLE1 | 制造商:Spansion 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。