參數(shù)資料
型號(hào): MBM29LV080A-70PTR
廠商: FUJITSU LTD
元件分類: DRAM
英文描述: Low-cost stereo filter DAC
中文描述: 1M X 8 FLASH 3V PROM, 70 ns, PDSO40
封裝: PLASTIC, REVERSE, TSOP1-40
文件頁(yè)數(shù): 12/49頁(yè)
文件大小: 400K
代理商: MBM29LV080A-70PTR
MBM29LV080A
-70/-90/-12
12
Table 5 MBM29LV080A Standard Command Definitions
Notes: 1. Address bit = X = “H” or “L”.
2. Bus operations are defined in Table 2.
3. RA=Address of the memory location to be read.
PA=Address of the memory location to be programmed. Addresses are latched on the falling edge of
the WE pulse.
SA=Address of the sector to be erased. The combination of A
19
, A
18
, A
17
, and A
16
will
uniquely select any sector.
4. RD=Data read from location RA during read operation.
PD=Data to be programmed at location PA. Data is latched on the rising edge of WE.
5. Both Read/Reset commands are functionally equivalent, resetting the device to the read mode.
Command Definitions
Device operations are selected by writing specific address and data sequences into the command register.
Writing incorrect address and data values or writing them in the improper sequence will reset the devices to
read mode. Table 6 defines the valid register command sequences. Note that the Erase Suspend (B0H) and
Erase Resume (30H) commands are valid only while the sector Erase operation is in progress. Moreover, both
Read/Reset commands are functionally equivalent, resetting the device to the read mode. Please note that
commands are always written at DQ
0
to DQ
7
bits are ignored.
Command
Sequence
(Notes 1, 2, 3)
Bus
Write
Cycles
Req'd
First Bus
Write Cycle
Second
Bus
Write Cycle
Third Bus
Write Cycle
Fourth Bus
Read/Write
Cycle
Fifth Bus
Write Cycle
Sixth Bus
Write Cycle
Addr Data Addr Data Addr Data Addr Data Addr Data Addr Data
Read/Reset
(Note 5)
1
XXXH F0H
Read/Reset
(Note 5)
3
XXXH AAH XXXH 55H XXXH F0H
RA
RD
Autoselect
3
XXXH AAH XXXH 55H XXXH 90H
Byte Program
(Notes 3, 4)
4
XXXH AAH XXXH 55H XXXH A0H
PA
PD
Chip Erase
6
XXXH AAH XXXH 55H XXXH 80H XXXH AAH XXXH 55H XXXH 10H
Sector Erase
(Note 3)
6
XXXH AAH XXXH 55H XXXH 80H XXXH AAH XXXH 55H
SA
30H
Sector Erase
Suspend
1
XXXH B0H
Sector Erase
Resume
1
XXXH 30H
相關(guān)PDF資料
PDF描述
MBM29LV080A-70PTV Low power audio DAC with PLL
MBM29LV080A-90PTR Low power audio DAC
MBM29LV080A-90PTV Low power audio DAC
MBM29LV080A-12PTV 8M (1M x 8) BIT
MBM29LV080A-70 8M (1M x 8) BIT
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MBM29LV080A-70PTV 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:8M (1M x 8) BIT
MBM29LV080A-90 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:8M (1M x 8) BIT
MBM29LV080A-90PTR 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:8M (1M x 8) BIT
MBM29LV080A-90PTV 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:8M (1M x 8) BIT
MBM29LV160B 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:16M (2M xⅴ 8/1M x 16) BIT