參數(shù)資料
型號: MBM29LV160B-90
廠商: Fujitsu Limited
英文描述: 16M (2M xⅴ 8/1M x 16) BIT
中文描述: 16米(2米xⅴ8/1M × 16)位
文件頁數(shù): 25/60頁
文件大小: 767K
代理商: MBM29LV160B-90
25
MBM29LV160T
-80/-90/-12
/MBM29LV160B
-80/-90/-12
RESET
Hardware Reset Pin
The MBM29LV160T/B device may be reset by driving the RESET pin to V
IL
. The RESET pin has a pulse
requirement and has to be kept low (V
IL
) for at least 500 ns in order to properly reset the internal state machine.
Any operation in the process of being executed will be terminated and the internal state machine will be reset
to the read mode t
READY
after the RESET pin is driven low. Furthermore, once the RESET pin goes high, the
device requires an additional t
RH
before it allows read access. When the RESET pin is low, the device will be in
the standby mode for the duration of the pulse and all the data output pins will be tri-stated. If a hardware reset
occurs during a program or erase operation, the data at that particular location will be corrupted. Please note
that the RY/BY output signal should be ignored during the RESET pulse. Refer to Figure 12 for the timing diagram.
Refer to Temporary Sector Unprotection for additional functionality.
If hardware reset occurs during Embedded Erase Algorithm, there is a possibility that the erasing sector(s) will
need to be erased again before they can be programmed.
Word/Byte Configuration
The BYTE pin selects the byte (8-bit) mode or word (16-bit) mode for the MBM29LV160T/B device. When this
pin is driven high, the device operates in the word (16-bit) mode. The data is read and programmed at DQ
0
to
DQ
15
. When this pin is driven low, the device operates in byte (8-bit) mode. Under this mode, DQ
15
/A
-1
pin becomes
the lowest address bit and DQ
8
to DQ
14
bits are tri-stated. However, the command bus cycle is always an 8-bit
operation and hence commands are written at DQ
0
to DQ
7
and DQ
8
to DQ
15
bits are ignored. Refer to Figures
13 and 14 for the timing diagrams.
Data Protection
The MBM29LV160T/B is designed to offer protection against accidental erasure or programming caused by
spurious system level signals that may exist during power transitions. During power up the device automatically
resets the internal state machine to the Read mode. Also, with its control register architecture, alteration of the
memory contents only occurs after successful completion of specific multi-bus cycle command sequence.
The device also incorporates several features to prevent inadvertent write cycles resulting form V
CC
power-up
and power-down transitions or system noise.
Low V
CC
Write Inhibit
To avoid initiation of a write cycle during V
CC
power-up and power-down, a write cycle is locked out for V
CC
less
than 2.3 V (typically 2.4 V). If V
CC
< V
LKO
, the command register is disabled and all internal program/erase circuits
are disabled. Under this condition, the device will reset to the read mode. Subsequent writes will be ignored until
the V
CC
level is greater than V
LKO
. It is the users responsibility to ensure that the control pins are logically correct
to prevent unintentional writes when V
CC
is above 2.3 V.
If the Embedded Erase Algorithm is interrupted, there is possibility that the erasing sector(s) will need to be
erased again prior to programming.
Write Pulse “Glitch” Protection
Noise pulses of less than 5 ns (typical) on OE, CE, or WE will not change the command registers.
Logical Inhibit
Writing is inhibited by holding any one of OE = V
IL
, CE = V
IH
, or WE = V
IH
. To initiate a write, CE and WE must
be a logical zero while OE is a logical one.
Power-up Write Inhibit
Power-up of the devices with WE = CE = V
IL
and OE = V
IH
will not accept commands on the rising edge of WE.
The internal state machine is automatically reset to read mode on power-up.
Handling of SON Package
The metal portion of marking side is connected with internal chip electrically. Please pay attention not to occur
electrical connection during operation. In worst case, it may be caused permanent damage to device or system
by excessive current.
相關(guān)PDF資料
PDF描述
MBM29LV160B-90PBT-SF2 16M (2M xⅴ 8/1M x 16) BIT
MBM29LV160B-90PBT Multichannel audio coder-decoder
MBM29LV160B-90PFTN Economy audio CODEC for MiniDisc (MD) home stereo and portable applications
MBM29LV160B-90PN 16M (2M xⅴ 8/1M x 16) BIT
MBM29LV160T 16M (2M xⅴ 8/1M x 16) BIT
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MBM29LV160B-90PBT 制造商:SPANSION 制造商全稱:SPANSION 功能描述:FLASH MEMORY CMOS 16M (2M x 8/1M x 16) BIT
MBM29LV160B-90PBT-SF2 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:16M (2M xⅴ 8/1M x 16) BIT
MBM29LV160B-90PCV 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:16M (2M xⅴ 8/1M x 16) BIT
MBM29LV160B-90PFTN 制造商:SPANSION 制造商全稱:SPANSION 功能描述:FLASH MEMORY CMOS 16M (2M x 8/1M x 16) BIT
MBM29LV160B-90PFTR 制造商:SPANSION 制造商全稱:SPANSION 功能描述:FLASH MEMORY CMOS 16M (2M x 8/1M x 16) BIT