- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄377950 > MBM29LV160T-90PCV (FUJITSU LTD) 16M (2M xⅴ 8/1M x 16) BIT PDF資料下載
參數(shù)資料
| 型號(hào)： | MBM29LV160T-90PCV |
| 廠商： | FUJITSU LTD |
| 元件分類(lèi)： | DRAM |
| 英文描述： | 16M (2M xⅴ 8/1M x 16) BIT |
| 中文描述： | 1M X 16 FLASH 3V PROM, 90 ns, PDSO48 |
| 封裝： | PLASTIC, SOP-48 |
| 文件頁(yè)數(shù)： | 17/60頁(yè) |
| 文件大小： | 767K |
| 代理商： | MBM29LV160T-90PCV |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)當(dāng)前第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)
17
MBM29LV160T
-80/-90/-12
/MBM29LV160B
-80/-90/-12
Notes:
1. Address bits A
11
to A
19
= X = “H” or “L” for all address commands except or Program Address (PA) and
Sector Address (SA).
2. Bus operations are defined in Tables 2 and 3.
3. RA =Address of the memory location to be read.
PA =Address of the memory location to be programmed. Addresses are latched on the falling edge of
the WE pulse.
SA =Address of the sector to be erased. The combination of A
19
, A
18
, A
17
, A
16
, A
15
, A
14
, A
13
, and A
12
will
uniquely select any sector.
4. RD =Data read from location RA during read operation.
PD =Data to be programmed at location PA. Data is latched on the rising edge of WE.
5. The system should generate the following address patterns:
Word Mode: 555H or 2AAH to addresses A
0
to A
10
Byte Mode: AAAH or 555H to addresses A
-1
to A
10
6. Both Read/Reset commands are functionally equivalent, resetting the device to the read mode.
Table 7 MBM29LV160T/B Standard Command Definitions
Command
Sequence
(Notes 1, 2, 3, 5)
Bus
Write
Cycles
Req'd
First Bus
Write Cycle
Second
Bus
Write Cycle
Third Bus
Write Cycle
Fourth Bus
Read/Write
Cycle
Fifth Bus
Write Cycle
Sixth Bus
Write Cycle
Addr Data Addr Data Addr Data Addr Data Addr Data Addr Data
Read/Reset
(Note 6)
Word
/Byte
1
XXXH F0H
—
—
—
—
—
—
—
—
—
—
Read/Reset
(Note 6)
Word
3
555H
AAH
2AAH
55H
555H
F0H
RA
RD
—
—
—
—
Byte
AAAH
555H
AAAH
Autoselect
Word
3
555H
AAH
2AAH
55H
555H
90H
—
—
—
—
—
—
Byte
AAAH
555H
AAAH
Byte/Word
Program
(Notes 3, 4)
Word
4
555H
AAH
2AAH
55H
555H
A0H
PA
PD
—
—
—
—
Byte
AAAH
555H
AAAH
Chip Erase
Word
6
555H
AAH
2AAH
55H
555H
80H
555H
AAH
2AAH
55H
555H
10H
Byte
AAAH
555H
AAAH
AAAH
555H
AAH
Sector Erase
(Note 3)
Word
6
555H
AAH
2AAH
55H
555H
80H
555H
AAH
2AAH
55H
SA
30H
Byte
AAAH
555H
AAAH
AAAH
555H
Sector Erase
Suspend
Word
/Byte
1
XXXH B0H
—
—
—
—
—
—
—
—
—
—
Sector Erase
Resume
Word
/Byte
1
XXXH 30H
—
—
—
—
—
—
—
—
—
—
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MBM29LV160B-80PCV | 16M (2M xⅴ 8/1M x 16) BIT |
| MBM29LV160B-80 | 16M (2M xⅴ 8/1M x 16) BIT |
| MBM29LV160B-90 | 16M (2M xⅴ 8/1M x 16) BIT |
| MBM29LV160B-90PBT-SF2 | 16M (2M xⅴ 8/1M x 16) BIT |
| MBM29LV160B-90PBT | Multichannel audio coder-decoder |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MBM29LV160T-90PFTN | 制造商:FUJITSU 制造商全稱(chēng):Fujitsu Component Limited. 功能描述:16M (2M xⅴ 8/1M x 16) BIT |
| MBM29LV160T-90PFTR | 制造商:SPANSION 制造商全稱(chēng):SPANSION 功能描述:FLASH MEMORY CMOS 16M (2M x 8/1M x 16) BIT |
| MBM29LV160T-90PFTY | 制造商:FUJITSU 制造商全稱(chēng):Fujitsu Component Limited. 功能描述:16M (2M xⅴ 8/1M x 16) BIT |
| MBM29LV160T-90PN | 制造商:FUJITSU 制造商全稱(chēng):Fujitsu Component Limited. 功能描述:16M (2M xⅴ 8/1M x 16) BIT |
| MBM29LV160TE | 制造商:FUJITSU 制造商全稱(chēng):Fujitsu Component Limited. 功能描述:16M (2M X 8/1M X 16) BIT |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。