- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377951 > MBM29LV320BE80TR (FUJITSU LTD) 32 M (4 M X 8/2 M X 16) BIT PDF資料下載
參數(shù)資料
| 型號： | MBM29LV320BE80TR |
| 廠商： | FUJITSU LTD |
| 元件分類： | DRAM |
| 英文描述： | 32 M (4 M X 8/2 M X 16) BIT |
| 中文描述： | 2M X 16 FLASH 3V PROM, 80 ns, PDSO48 |
| 封裝： | PLASTIC, REVERSE, TSOP1-48 |
| 文件頁數(shù)： | 23/64頁 |
| 文件大?。?/td> | 877K |
| 代理商： | MBM29LV320BE80TR |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁當前第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁
MBM29LV320TE/BE
80/90/10
23
I
FUNCTIONAL DESCRIPTION
1.
Read Mode
The device has two control functions which must be satisfied in order to obtain data at the outputs. CE is the
power control and should be used for a device selection. OE is the output control and should be used to gate
data to the output pins if a device is selected.
Address access time (t
ACC
) is equal to delay from stable addresses to valid output data. The chip enable access
time (t
CE
) is the delay from stable addresses and stable CE to valid data at the output pins. The output enable
access time is the delay from the falling edge of OE to valid data at the output pins. (Assuming the addresses
have been stable for at least t
ACC
-t
OE
time.) When reading out data without changing addresses after power-up,
it is necessary to input hardware reset or to change CE pin from “H” or “L”.
Standby Mode
2.
There are two ways to implement the standby mode on the device, one using both the CE and RESET pins; the
other via the RESET pin only.
When using both pins, a CMOS standby mode is achieved with CE and RESET inputs both held at V
CC
±
0.3 V.
Under this condition the current consumed is less than 5
μ
A Max During Embedded Algorithm operation, V
CC
active current (I
CC2
) is required even CE
=
“H”. The device can be read with standard access time (t
CE
) from either
of these standby modes.
When using the RESET pin only, a CMOS standby mode is achieved with RESET input held at V
SS
±
0.3 V (CE
=
“H” or “L”) . Under this condition the current consumed is less than 5
μ
A Max Once the RESET pin is taken
high, the device requires t
RH
as wake up time for outputs to be valid for read access.
In the standby mode the outputs are in the high impedance state, independently of the OE input.
Automatic Sleep Mode
3.
There is a function called automatic sleep mode to restrain power consumption during read-out of the device
data. This mode can be useful in the application such as a handy terminal which requires low power consumption.
To activate this mode, the device automatically switches themselves to low power mode when the device ad-
dresses remain stable during access time of 150 ns. It is not necessary to control CE, WE, and OE on the mode.
Under the mode, the current consumed is typically 1
μ
A (CMOS Level) .
During simultaneous operation, V
CC
active current (I
CC2
) is required.
Since the data are latched during this mode, the data are read-out continuously. If the addresses are changed,
the mode is canceled automatically, and the device read the data for changed addresses.
Output Disable
4.
With the OE input at a logic high level (V
IH
) , output from the device is disabled. This will cause the output pins
to be in a high impedance state.
Autoselect
5.
The autoselect mode allows the reading out of a binary code from the device and will identify its manufacturer
and type. This mode is intended for use by programming equipment for the purpose of automatically matching
the device to be programmed with its corresponding programming algorithm. This mode is functional over the
entire temperature range of the device.
To activate this mode, the programming equipment must force V
ID
(11.5 V to 12.5 V) on address pin A
9
. Two
identifier bytes may then be sequenced from the device outputs by toggling address A
0
from V
IL
to V
IH
. All
addresses are DON’T CARES except A
6
, A
1
, and A
0
(A
-1
) . (See “MBM29LV320TE/BE User Bus Operations
Tables (BYTE = V
IH
and BYTE = V
IL
)” in
I
DEVICE BUS OPERATIONS.)
The manufacturer and device codes may also be read via the command register, for instances when the device
is erased or programmed in a system without access to high voltage on the A
9
pin. The command sequence is
illustrated in “MBM29LV320TE/BE Command Definitions Table” (
I
DEVICE BUS OPERATIONS) (See “2.
Autoselect Command” in
I
COMAND DIFINITIONS) .
相關PDF資料 |
PDF描述 |
|---|---|
| MBM29LV320BE90 | 32 M (4 M X 8/2 M X 16) BIT |
| MBM29LV320BE90PBT | 32 M (4 M X 8/2 M X 16) BIT |
| MBM29LV320BE90TN | 32 M (4 M X 8/2 M X 16) BIT |
| MBM29LV320TE | 32 M (4 M X 8/2 M X 16) BIT |
| MBM29LV320TE10 | 32 M (4 M X 8/2 M X 16) BIT |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| MBM29LV320BE90 | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:32 M (4 M X 8/2 M X 16) BIT |
| MBM29LV320BE90PBT | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:32 M (4 M X 8/2 M X 16) BIT |
| MBM29LV320BE90TN | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:FLASH MEMORY |
| MBM29LV320BE-90TN | 制造商:Fuji Electric 功能描述:NOR Flash, 2M x 16, 48 Pin, Plastic, TSSOP |
| MBM29LV320BE90TR | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:32 M (4 M X 8/2 M X 16) BIT |
發(fā)布緊急采購，3分鐘左右您將得到回復。