- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377952 > MBM29LV651UE-90 (Fujitsu Limited) DC-DC Converter; Supply Voltage:12V; Output Voltage:3.3V; Number of Outputs:1; Power Rating:20W; Mounting Type:PC Board; Series:WPN20R PDF資料下載
參數(shù)資料
| 型號： | MBM29LV651UE-90 |
| 廠商： | Fujitsu Limited |
| 元件分類： | DC/DC變換器 |
| 英文描述： | DC-DC Converter; Supply Voltage:12V; Output Voltage:3.3V; Number of Outputs:1; Power Rating:20W; Mounting Type:PC Board; Series:WPN20R |
| 中文描述： | 64M號（4米× 16）位 |
| 文件頁數(shù)： | 9/57頁 |
| 文件大?。?/td> | 625K |
| 代理商： | MBM29LV651UE-90 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁當(dāng)前第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁
MBM29LV650UE/651UE-
90/12
9
*1:This command is valid while Fast Mode.
*2:This command is valid while RESET = V
ID
.
*3:The valid addresses are A
6
to A
0
.
*4:This command is valid while Hi-ROM mode.
Note:1. Address bits = X = “H” or “L” for all address commands except or Program Address (PA) and Sector Address
(SA).
2.Bus operations are defined in Table 2.
3.RA = Address of the memory location to be read.
PA = Address of the memory location to be programmed. Addresses are latched on the falling edge of
the write pulse.
SA = Address of the sector to be erased. The combination of A
21
, A
20
, A
19
, A
18
, A
17
,A
16
, and A
15
will uniquely
select any sector.
4.RD = Data read from location RA during read operation.
PD = Data to be programmed at location PA. Data is latched on the falling edge of write pulse.
5.SPA = Sector group address to be protected. Set sector group address (SGA) and (A
6
, A
1
, A
0
) = (0, 1, 0).
SD = Sector group protection verify data. Output 01h at protected sector group addresses and output
00h at unprotected sector group addresses.
6.Both Read/Reset commands are functionally equivalent, resetting the device to the read mode.
Table 3 MBM29LV650UE/651UE Command Definitions
Command
Sequence
Bus
Write
Cycles
Req’d
First Bus
Write Cycle
Second Bus
Write Cycle
Third Bus
Write Cycle
Fourth Bus
Read/Write
Cycle
Fifth Bus
Write Cycle
Sixth Bus
Write Cycle
Addr. Data Addr. Data Addr. Data Addr. Data Addr. Data Addr. Data
Read/Reset
1
XXXh
F0h
—
—
—
—
—
—
—
—
—
—
Read/Reset
3
XXXh
AAh
XXXh
55h
XXXh
F0h
RA
RD
—
—
—
—
Autoselect
3
XXXh
AAh
XXXh
55h
XXXh
90h
—
—
—
—
—
—
Program
4
XXXh
AAh
XXXh
55h
XXXh
A0h
PA
PD
—
—
—
—
Chip Erase
6
XXXh
AAh
XXXh
55h
XXXh
80h
XXXh
AAh
XXXh
55h
XXXh
10h
Sector Erase
6
XXXh
AAh
XXXh
55h
XXXh
80h
XXXh
AAh
XXXh
55h
SA
30h
Erase Suspend
1
XXXh
B0h
—
—
—
—
—
—
—
—
—
—
Erase Resume
1
XXXh
30h
—
—
—
—
—
—
—
—
—
—
Set to Fast Mode
3
XXXh
AAh
XXXh
55h
XXXh
20h
—
—
—
—
—
—
Fast Program *1
2
XXXh
A0h
PA
PD
—
—
—
—
—
—
—
—
Reset from Fast
Mode *1
2
XXXh
90h
XXXh
F0h
—
—
—
—
—
—
—
—
Extended Sector
Group Protection
*2
4
XXXh
60h
SPA
60h
SPA
40h
SPA
SD
—
—
—
—
Query *3
1
XXh
98h
—
—
—
—
—
—
—
—
—
—
Hi-ROM Entry
3
XXXh
AAh
XXXh
55h
XXXh
88h
—
—
—
—
—
—
Hi-ROM
Program *4
4
XXXh
AAh
XXXh
55h
XXXh
A0h
PA
PD
—
—
—
—
Hi-ROMExit *4
4
XXXh
AAh
XXXh
55h
XXXh
90h
XXXh
00h
—
—
—
—
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MBM29LV651UE12TN | 64M (4M x 16) BIT |
| MBM29LV651UE12TR | 64M (4M x 16) BIT |
| MBM29LV651UE90TN | 64M (4M x 16) BIT |
| MBM29LV651UE90TR | 64M (4M x 16) BIT |
| MBM29LV652UE | 64M (4M X 16) BIT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MBM29LV651UE90TN | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:64M (4M x 16) BIT |
| MBM29LV651UE90TR | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:64M (4M x 16) BIT |
| MBM29LV652UE | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:64M (4M X 16) BIT |
| MBM29LV652UE-12 | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:64M (4M X 16) BIT |
| MBM29LV652UE-90 | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:64M (4M X 16) BIT |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。