- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9701 > MC100EP16VCDR2 (ON Semiconductor)IC RCVR/DRVR 5V DIFF ECL 8-SOIC PDF資料下載
參數(shù)資料
| 型號： | MC100EP16VCDR2 |
| 廠商： | ON Semiconductor |
| 文件頁數(shù)： | 1/11頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC RCVR/DRVR 5V DIFF ECL 8-SOIC |
| 產(chǎn)品變化通告： | Product Discontinuation 20/Aug/2008 |
| 標準包裝： | 2,500 |
| 系列： | 100EP |
| 邏輯類型： | 差分接收器/驅(qū)動器 |
| 電源電壓： | 3 V ~ 5.5 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 8-SOIC（0.154"，3.90mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 8-SOICN |
| 包裝： | 帶卷 (TR) |
Semiconductor Components Industries, LLC, 2008
August, 2008 Rev. 7
1
Publication Order Number:
MC10EP16VC/D
MC100EP16VC
3.3V/5VECL Differential
Receiver/Driver with High
Gain and Enable Output
Description
The EP16VC is a differential receiver/driver. The device is
functionally equivalent to the EP16 and LVEP16 devices but with high
gain and enable output.
The EP16VC provides an EN input which is synchronized with the
data input (D) signal in a way that provides glitchless gating of the
QHG and QHG outputs.
When the EN signal is LOW, the input is passed to the outputs and
the data output equals the data input. When the data input is HIGH and
EN goes HIGH, it will force the QHG LOW and the QHG HIGH on the
next negative transition of the data input. If the data input is LOW
when the EN goes HIGH, the next data transition to a HIGH is ignored
and QHG remains LOW and QHG remains HIGH. The next positive
transition of the data input is not passed on to the data outputs under
these conditions. The QHG and QHG outputs remain in their disabled
state as long as the EN input is held HIGH. The EN input has no
influence on the Q output and the data input is passed on (inverted) to
this output whether EN is HIGH or LOW. This configuration is ideal
for crystal oscillator applications where the oscillator can be free
running and gated on and off synchronously without adding extra
counts to the output.
The VBB/D pin is internally dedicated and available for differential
interconnect. VBB/D may rebias AC coupled inputs. When used,
decouple VBB/D and VCC via a 0.01 mF capacitor and limit current
sourcing or sinking to 1.5 mA. When not used, VBB/D should be left
open.
The 100 Series contains temperature compensation.
Features
310 ps Typical Prop Delay Q,
380 ps Typical Prop Delay QHG, QHG
Gain > 200
Maximum Frequency > 3 GHz Typical
PECL Mode Operating Range: VCC = 3.0 V to 5.5 V
with VEE = 0 V
NECL Mode Operating Range: VCC = 0 V
with VEE = 3.0 V to 5.5 V
Open Input Default State
QHG Output Will Default LOW with D Inputs Open or at VEE
VBB Output
PbFree Packages are Available
A
= Assembly Location
L
= Wafer Lot
Y
= Year
W
= Work Week
M
= Date Code
G
= PbFree Package
SOIC8
D SUFFIX
CASE 751
MARKING DIAGRAMS*
TSSOP8
DT SUFFIX
CASE 948R
ALYWG
G
KP66
1
8
1
8
http://onsemi.com
*For additional marking information, refer to
Application Note AND8002/D.
See detailed ordering and shipping information in the package
dimensions section on page 8 of this data sheet.
ORDERING INFORMATION
1
8
KEP66
ALYW
G
1
8
DFN8
MN SUFFIX
CASE 506AA
3G
M
G
14
(Note: Microdot may be in either location)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LT6300CGN#PBF | IC XDSL LINE DRIVER 16-SSOP |
| MS3111E14-18S | CONN RCPT 18POS CBL MNT W/SCKT |
| LT1030CN#PBF | IC LINE DRIVER LOWPWR QUAD 14DIP |
| MS27656P9B98P | CONN RCPT 3POS WALL MNT W/PINS |
| VE-20H-MX-F3 | CONVERTER MOD DC/DC 52V 75W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC100EP16VCDR2G | 功能描述:總線收發(fā)器 3.3V/5V ECL w/High Gain & Enable Output RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel |
| MC100EP16VCDT | 功能描述:總線收發(fā)器 3.3V/5V ECL w/High RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel |
| MC100EP16VCDTG | 功能描述:總線收發(fā)器 3.3V/5V ECL w/High Gain & Enable Output RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel |
| MC100EP16VCDTR2 | 功能描述:總線收發(fā)器 3.3V/5V ECL w/High RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel |
| MC100EP16VCDTR2G | 功能描述:總線收發(fā)器 3.3V/5V ECL w/High Gain & Enable Output RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。