tPHL t" />
參數(shù)資料
型號: MC100EP196BMNR4G
廠商: ON Semiconductor
文件頁數(shù): 3/18頁
文件大小: 0K
描述: IC DELAY LINE 1024TAP 32-QFN
標準包裝: 1
系列: 100EP
標片/步級數(shù): 1024
功能: 可編程
延遲到第一抽頭: 2.5ns
接頭增量: 10ps
可用的總延遲: 2.5ns ~ 13ns
獨立延遲數(shù): 1
電源電壓: 3 V ~ 3.6 V
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 32-VFQFN 裸露焊盤
供應商設備封裝: 32-QFN(5x5)
包裝: 剪切帶 (CT)
其它名稱: MC100EP196BMNR4GOSCT
MC100EP196B
http://onsemi.com
11
Figure 5. AC Reference Measurement
IN
Q
tPHL
tPLH
VINPP = VIH(D) VIL(D)
VOUTPP = VOH(Q) VOL(Q)
Using the FTUNE Analog Input
The analog FTUNE pin on the EP196 device is intended
to add more delay in a tunable gate to enhance the 10 ps
resolution capabilities of the fully digital EP196. The level
of resolution obtained is dependent on the voltage applied to
the FTUNE pin.
To provide this further level of resolution, the FTUNE pin
must be capable of adjusting the additional delay finer than
the 10 ps digital resolution (See Logic Diagram). This
requirement is easily achieved because a 60 ps additional
delay can be obtained over the entire FTUNE voltage range
(See Figure 6). This extra analog range ensures that the
FTUNE pin will be capable even under worst case
conditions of covering a digital resolution. Typically, the
analog input will be driven by an external DAC to provide
a digital control with very fine analog output steps. The final
resolution of the device will be dependent on the width of the
DAC chosen.
To determine the voltage range necessary for the FTUNE
input, Figure 6 should be used. There are numerous voltage
ranges which can be used to cover a given delay range; users
are given the flexibility to determine which one best fits their
designs.
Figure 6. Typical EP196B Delay versus FTUNE Voltage
FTUNE VOLTAGE (V)
3.3 2.97 2.64 2.31 1.98 1.65 1.32 0.99 0.66 0.33 0
90
80
70
60
50
40
30
20
10
0
10
DELA
Y
(ps)
40°C
85°C
25°C
VCC = 0 V
VEE = 3.3 V
VCC
VEE
Cascading Multiple EP196Bs
To increase the programmable range of the EP196B,
internal cascade circuitry has been included. This circuitry
allows for the cascading of multiple EP196Bs without the
need for any external gating. Furthermore, this capability
requires only one more address line per added EP196B.
Obviously, cascading multiple programmable delay chips
will result in a larger programmable range: however, this
increase is at the expense of a longer minimum delay.
Figure 7 illustrates the interconnect scheme for cascading
two EP196Bs. As can be seen, this scheme can easily be
expanded for larger EP196B chains. The D10 input of the
EP196B is the CASCADE control pin. With the
interconnect scheme of Figure 7 when D10 is asserted, it
signals the need for a larger programmable range than is
achievable with a single device and switches output pin
CASCADE HIGH and pin CASCADE LOW. The A11
address can be added to generate a cascade output for the
next EP196B. For a 2device configuration, A11 is not
required.
相關PDF資料
PDF描述
MC100EP195BMNR4G IC DELAY LINE 1024TAP 32-QFN
VI-22X-MW CONVERTER MOD DC/DC 5.2V 100W
MS3120E16-23P CONN RCPT 23POS WALL MNT W/PINS
VE-B5H-IU-F1 CONVERTER MOD DC/DC 52V 200W
LTC6994MPS6-2#TRPBF IC DELAY LINE SOT-23-6
相關代理商/技術參數(shù)
參數(shù)描述
MC100EP196FA 功能描述:延遲線/計時元素 3.3V/5V ECL RoHS:否 制造商:Micrel 功能:Active Programmable Delay Line 傳播延遲時間:1000 ps 工作溫度范圍: 封裝 / 箱體:QFN-24 封裝:Tube
MC100EP196FAG 功能描述:延遲線/計時元素 3.3V/5V ECL Programmable Delay RoHS:否 制造商:Micrel 功能:Active Programmable Delay Line 傳播延遲時間:1000 ps 工作溫度范圍: 封裝 / 箱體:QFN-24 封裝:Tube
MC100EP196FAG 制造商:ON Semiconductor 功能描述:Delay Line IC
MC100EP196FAR2 功能描述:延遲線/計時元素 3.3V/5V ECL RoHS:否 制造商:Micrel 功能:Active Programmable Delay Line 傳播延遲時間:1000 ps 工作溫度范圍: 封裝 / 箱體:QFN-24 封裝:Tube
MC100EP196FAR2G 功能描述:延遲線/計時元素 3.3V/5V ECL Programmable Delay RoHS:否 制造商:Micrel 功能:Active Programmable Delay Line 傳播延遲時間:1000 ps 工作溫度范圍: 封裝 / 箱體:QFN-24 封裝:Tube