- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄8054 > MC100EP33DTR2G (ON Semiconductor)IC DIVIDER BY4 ECL CLK IN 8TSSOP PDF資料下載
參數(shù)資料
| 型號： | MC100EP33DTR2G |
| 廠商： | ON Semiconductor |
| 文件頁數(shù)： | 1/11頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DIVIDER BY4 ECL CLK IN 8TSSOP |
| 標(biāo)準(zhǔn)包裝： | 2,500 |
| 系列： | 100EP |
| 邏輯類型： | 除以 4 |
| 元件數(shù)： | 1 |
| 每個(gè)元件的位元數(shù)： | 1 |
| 復(fù)位： | 異步 |
| 計(jì)數(shù)速率： | 4GHz |
| 觸發(fā)器類型： | 正，負(fù) |
| 電源電壓： | 3 V ~ 5.5 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 8-TSSOP，8-MSOP（0.118"，3.00mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 8-TSSOP |
| 包裝： | 帶卷 (TR) |
Semiconductor Components Industries, LLC, 2008
August, 2008 Rev. 10
1
Publication Order Number:
MC10EP33/D
MC10EP33, MC100EP33
3.3V / 5VECL B4 Divider
Description
The MC10/100EP33 is an integrated
B4 divider. The differential
clock inputs.
The VBB pin, an internally generated voltage supply, is available to
this device only. For single-ended input conditions, the unused
differential input is connected to VBB as a switching reference voltage.
VBB may also rebias AC coupled inputs. When used, decouple VBB
and VCC via a 0.01 mF capacitor and limit current sourcing or sinking
to 0.5 mA. When not used, VBB should be left open.
The reset pin is asynchronous and is asserted on the rising edge.
Upon powerup, the internal flipflops will attain a random state; the
reset allows for the synchronization of multiple EP33’s in a system.
The 100 Series contains temperature compensation.
Features
320 ps Propagation Delay
Maximum Frequency > 4 GHz Typical
PECL Mode Operating Range: VCC = 3.0 V to 5.5 V
with VEE = 0 V
NECL Mode Operating Range: VCC = 0 V
with VEE = 3.0 V to 5.5 V
Open Input Default State
Safety Clamp on Inputs
Q Output Will Default LOW with Inputs Open or at VEE
VBB Output
PbFree Packages are Available
*For additional marking information, refer to
Application Note AND8002/D.
H
= MC10
A = Assembly Location
K
= MC100 L
= Wafer Lot
5Q = MC10
Y = Year
3L
= MC100 W = Work Week
M = Date Code
G
= PbFree Package
(Note: Microdot may be in either location)
ALYWG
G
HP33
ALYWG
G
KP33
MARKING
DIAGRAMS*
SOIC8
D SUFFIX
CASE 751
TSSOP8
DT SUFFIX
CASE 948R
1
8
1
8
1
8
See detailed ordering and shipping information in the package
dimensions section on page 8 of this data sheet.
ORDERING INFORMATION
http://onsemi.com
1
8
HEP33
ALYW
G
1
8
KEP33
ALYW
G
1
8
DFN8
MN SUFFIX
CASE 506AA
5Q
M
G
14
3L
M
G
14
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC100EP33DR2G | IC DIVIDER BY4 ECL CLK IN 8SOIC |
| MC100EP32DR2G | IC DIVIDER BY2 ECL CLK IN 8-SOIC |
| PI74FCT16245ATAEX | IC TXRX 16BIT BIDIR 48TSSOP |
| MC100EL32MNR4G | IC DIVIDER DIV X2 5V ECL 8DFN |
| MC10EL33DTR2G | IC DIVIDER X4 ECL DIFF 8-TSSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC100EP33MNR4 | 功能描述:增效器/分頻器 3.3V/5V ECL Divide RoHS:否 制造商:Texas Instruments 產(chǎn)品:Multiplier 邏輯系列: 工作電源電壓: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:Through Hole 封裝 / 箱體:PDIP-14 |
| MC100EP33MNR4G | 功能描述:增效器/分頻器 3.3V/5V ECL Divide By 4 Divider RoHS:否 制造商:Texas Instruments 產(chǎn)品:Multiplier 邏輯系列: 工作電源電壓: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:Through Hole 封裝 / 箱體:PDIP-14 |
| MC100EP35 | 制造商:ONSEMI 制造商全稱:ON Semiconductor 功能描述:3.3V / 5V ECL JK Flip−Flop |
| MC100EP35D | 功能描述:觸發(fā)器 3.3V/5V ECL JK-Type RoHS:否 制造商:Texas Instruments 電路數(shù)量:2 邏輯系列:SN74 邏輯類型:D-Type Flip-Flop 極性:Inverting, Non-Inverting 輸入類型:CMOS 輸出類型: 傳播延遲時(shí)間:4.4 ns 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:X2SON-8 封裝:Reel |
| MC100EP35DG | 功能描述:觸發(fā)器 3.3V/5V ECL JK-Type RoHS:否 制造商:Texas Instruments 電路數(shù)量:2 邏輯系列:SN74 邏輯類型:D-Type Flip-Flop 極性:Inverting, Non-Inverting 輸入類型:CMOS 輸出類型: 傳播延遲時(shí)間:4.4 ns 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:X2SON-8 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。