- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄385563 > MC100LVE222 (ON SEMICONDUCTOR) 3.3V ECL 1:15 Differential ÷1/÷2 Clock Driver(低壓1:15差分ECL/PECL時(shí)鐘驅(qū)動(dòng)器) PDF資料下載
參數(shù)資料
| 型號(hào)： | MC100LVE222 |
| 廠商： | ON SEMICONDUCTOR |
| 英文描述： | 3.3V ECL 1:15 Differential ÷1/÷2 Clock Driver(低壓1:15差分ECL/PECL時(shí)鐘驅(qū)動(dòng)器) |
| 中文描述： | 3.3 ECL一時(shí)15分差分÷ 1 / ÷ 2時(shí)鐘驅(qū)動(dòng)器（低壓一時(shí)15差分ECL / PECL的時(shí)鐘驅(qū)動(dòng)器） |
| 文件頁(yè)數(shù)： | 1/8頁(yè) |
| 文件大小： | 101K |
| 代理商： | MC100LVE222 |
Semiconductor Components Industries, LLC, 2005
October, 2005 Rev. 11
1
Publication Order Number:
MC100LVE222/D
MC100LVE222
3.3 V/5.0 VECL 1:15
Differential
÷
1/
÷
2 Clock Driver
The MC100LVE222 is a low skew 1:15 differential
÷
1/
÷
2 ECL
fanout buffer designed with clock distribution in mind. The
LVECL/LVPECL input signal pairs can be differential or used
singleended (with V
BB
output reference bypassed and connected to the
unused input of a pair). Either of two fully differential clock inputs may
be selected. Each of the four output banks of 2, 3, 4, and 6 differential
pairs may be indwependently configured to fanout 1X or 1/2X of the
input frequency. The LVE222 specifically guarantees low output to
output skew. Optimal design, layout, and processing minimize skew
within a device and from lot to lot.
The fsel pins and CLK_Sel pin are asynchronous control inputs. Any
changes may cause indeterminate output states requiring an MR pulse
to resynchronize any 1/2X outputs.
The device tpd is affected by the quantity of output pairs terminated
with a minimum occurring with only one output pair and increasing
about 1020 ps for all output pairs. Relative skew distribution is not
affected as more pairs are terminated, but the increased tpd does shift
the entire distribution. Unused output pairs should be left unterminated
(open) to reduce power and switching noise.
The MC100LVE222, as with most ECL devices, can be operated
from a positive V
CC
/V
CCO
supply in PECL mode. This allows the
LVE222 to be used for high performance clock distribution in +3.3 V
systems. Operation with >3.8
|
(V
CC
or V
CCO
V
EE
|
span will require
special thermal handling considerations. Designers can take advantage
of the LVE222’s performance to distribute low skew clocks across the
backplane or the board. In a PECL environment series or Thevenin line,
terminations are typically used as they require no additional power
supplies. All power supply pins must be connected. For more
information on using PECL, designers should refer to Application Note
AN1406/D. For a SPICE model, refer to Application Note AN1560/D.
200 ps ParttoPart Skew
50 ps OutputtoOutput Skew
Selectable 1x or 1/2x Frequency Outputs
ESD Protection: >2 kV HBM, >200 V MM
The 100 Series Contains Temperature Compensation
PECL Mode Operating Range: V
CC
/V
CCO
= 3.0 V to 5.25 V with
V
EE
= 0 V
NECL Mode Operating Range: V
CC
/V
CCO
= 0 V with V
EE
= 3.0 V
to 5.25 V
Internal Input Pulldown Resistors
Meets or Exceeds JEDEC Spec EIA/JESD78 IC Latchup Test
Moisture Sensitivity Level 2
For Additional Information, refer to Application Note AND8003/D
Flammability Rating: UL 94 V0 @ 0.125 in,
Oxygen Index: 28 to 34
Transistor Count = 684 devices
PbFree Packages are Available*
*For additional information on our PbFree strategy and soldering details, please
download the ON Semiconductor Soldering and Mounting Techniques
Reference Manual, SOLDERRM/D.
LQFP
FA SUFFIX
CASE 848D
MARKING DIAGRAM*
*For additional information, see Application Note
AND8002/D
1
52
A
WL = Wafer Lot
YY
= Year
WW = Work Week
G
= PbFree Package
= Assembly Location
MC100LVE
222
AWLYYWWG
http://onsemi.com
See detailed ordering and shipping information in the package
dimensions section on page 6 of this data sheet.
ORDERING INFORMATION
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC100LVE310 | 3.3V ECL 2:8 Differential Fanout Buffer(3.3V ECL 2：8 差分輸出緩沖器) |
| MC100LVEP05 | 2.5V / 3.3V ECL 2-Input Differential AND/NAND |
| MC100LVEP05DTG | 2.5V / 3.3V ECL 2-Input Differential AND/NAND |
| MC100LVEP05DTR2G | 2.5V / 3.3V ECL 2-Input Differential AND/NAND |
| MC100LVEP05MNTXG | 2.5V / 3.3V ECL 2-Input Differential AND/NAND |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC100LVE222FA | 功能描述:時(shí)鐘驅(qū)動(dòng)器及分配 Low Voltage 1:15 RoHS:否 制造商:Micrel 乘法/除法因子:1:4 輸出類(lèi)型:Differential 最大輸出頻率:4.2 GHz 電源電壓-最大: 電源電壓-最小:5 V 最大工作溫度:+ 85 C 封裝 / 箱體:SOIC-8 封裝:Reel |
| MC100LVE222FAG | 功能描述:時(shí)鐘驅(qū)動(dòng)器及分配 BBG ECLClock Driver Differential RoHS:否 制造商:Micrel 乘法/除法因子:1:4 輸出類(lèi)型:Differential 最大輸出頻率:4.2 GHz 電源電壓-最大: 電源電壓-最小:5 V 最大工作溫度:+ 85 C 封裝 / 箱體:SOIC-8 封裝:Reel |
| MC100LVE222FAR2 | 功能描述:時(shí)鐘驅(qū)動(dòng)器及分配 3.3V 1:15 Diff ECL RoHS:否 制造商:Micrel 乘法/除法因子:1:4 輸出類(lèi)型:Differential 最大輸出頻率:4.2 GHz 電源電壓-最大: 電源電壓-最小:5 V 最大工作溫度:+ 85 C 封裝 / 箱體:SOIC-8 封裝:Reel |
| MC100LVE222FAR2G | 功能描述:時(shí)鐘驅(qū)動(dòng)器及分配 BBG ECLClock Driver Differential RoHS:否 制造商:Micrel 乘法/除法因子:1:4 輸出類(lèi)型:Differential 最大輸出頻率:4.2 GHz 電源電壓-最大: 電源電壓-最小:5 V 最大工作溫度:+ 85 C 封裝 / 箱體:SOIC-8 封裝:Reel |
| MC100LVE310FN | 功能描述:時(shí)鐘驅(qū)動(dòng)器及分配 3.3V ECL 2:8 Diff RoHS:否 制造商:Micrel 乘法/除法因子:1:4 輸出類(lèi)型:Differential 最大輸出頻率:4.2 GHz 電源電壓-最大: 電源電壓-最小:5 V 最大工作溫度:+ 85 C 封裝 / 箱體:SOIC-8 封裝:Reel |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。