參數(shù)資料
型號(hào): MC100LVEL37DWG
廠商: ON SEMICONDUCTOR
元件分類: 時(shí)鐘及定時(shí)
英文描述: 3.3V ECL 1:4 ±1/±2 Clock Fanout Buffer
中文描述: 100LVEL SERIES, LOW SKEW CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO20
封裝: LEAD FREE, SOIC-20
文件頁(yè)數(shù): 4/6頁(yè)
文件大?。?/td> 133K
代理商: MC100LVEL37DWG
MC100LVEL37
http://onsemi.com
4
Table 6. AC CHARACTERISTICS
V
CC
= 3.3 V; V
EE
= 0.0 V or V
CC
= 0.0 V; V
EE
=
3.3 V (Note 7)
40
°
C
25
°
C
85
°
C
Symbol
Characteristic
Min
Typ
Max
Min
Typ
Max
Min
Typ
Max
Unit
fmax
Maximum Toggle Frequency
TBD
TBD
TBD
GHz
t
PLH
t
PHL
Propagation Delay
CLK to Q/Q (Diff)
CLK to Q/Q
MR to Q
640
620
640
940
920
920
680
680
680
700
700
700
920
940
920
720
720
720
980
970
980
ps
t
SKEW
Within-Device Skew (Note 8)
Duty Cycle Skew (Differential Configuration)
(Note 9)
50
50
50
50
50
50
ps
t
JITTER
Cycle
to
Cycle Jitter
TBD
TBD
TBD
ps
V
PP
Input Swing (Note 10)
150
1000
150
1000
150
1000
mV
t
r
t
f
Output Rise/Fall Times Q
(20%
80%)
280
550
280
550
280
550
ps
NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit
board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared
operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit
values are applied individually under normal operating conditions and not valid simultaneously.
7. V
EE
can vary
±
0.3 V.
8. Within-device skew defined as identical transitions on similar paths through a device.
9. Duty cycle skew is the difference between a TPLH and TPHL propagation delay through a device.
10.V
PP
(min) is minimum input swing for which AC parameters guaranteed. The device has a DC gain of
40.
Figure 2. Typical Termination for Output Driver and Device Evaluation
(See Application Note AND8020/D
Termination of ECL Logic Devices.)
Driver
Device
Receiver
Device
Q
D
Q
D
Z
o
= 50
Z
o
= 50
50
50
V
TT
V
TT
= V
CC
2.0 V
相關(guān)PDF資料
PDF描述
MC100LVEL37DWR2 3.3V ECL 1:4 ±1/±2 Clock Fanout Buffer
MC100LVEL37DWR2G 3.3V ECL 1:4 ±1/±2 Clock Fanout Buffer
MC100LVEL38DWG 3.3V ECL ±2, ±4/6 Clock Generation Chip
MC100LVEL38DWR2 3.3V ECL ±2, ±4/6 Clock Generation Chip
MC100LVEL38DWR2G 3.3V ECL ±2, ±4/6 Clock Generation Chip
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC100LVEL37DWR2 功能描述:時(shí)鐘驅(qū)動(dòng)器及分配 3.3V ECL Clock RoHS:否 制造商:Micrel 乘法/除法因子:1:4 輸出類型:Differential 最大輸出頻率:4.2 GHz 電源電壓-最大: 電源電壓-最小:5 V 最大工作溫度:+ 85 C 封裝 / 箱體:SOIC-8 封裝:Reel
MC100LVEL37DWR2G 功能描述:時(shí)鐘驅(qū)動(dòng)器及分配 3.3V ECL Clock Fanout Buffer RoHS:否 制造商:Micrel 乘法/除法因子:1:4 輸出類型:Differential 最大輸出頻率:4.2 GHz 電源電壓-最大: 電源電壓-最小:5 V 最大工作溫度:+ 85 C 封裝 / 箱體:SOIC-8 封裝:Reel
MC100LVEL38DW 功能描述:時(shí)鐘發(fā)生器及支持產(chǎn)品 3.3V ECL Clock RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56
MC100LVEL38DWG 功能描述:時(shí)鐘發(fā)生器及支持產(chǎn)品 3.3V ECL Clock Generator RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56
MC100LVEL38DWR2 功能描述:時(shí)鐘發(fā)生器及支持產(chǎn)品 3.3V ECL Clock RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56