MC13211/212/213/214 Technical Data, Rev. 0.0,
Freescale Semiconductor
55
Table 14. ATD Timing/Performance Characteristics1
1 All ACCURACY numbers are based on processor and system being in WAIT state (very little activity and no IO switching) and
that adequate low-pass filtering is present on analog input pins (filter with 0.01
F to 0.1 F capacitor between analog input
and VREFL). Failure to observe these guidelines may result in system or microcontroller noise causing accuracy errors which
will vary based on board layout and the type and magnitude of the activity.
Num
Characteristic
Symbol
Condition
Min
Typ
Max
Unit
1
ATD conversion clock
frequency
fATDCLK
2.08V < VDDAD < 3.6V
0.5
—
2.0
MHz
1.80V < VDDAD < 2.08V
0.5
—
1.0
2
Conversion cycles
(continuous convert)2
2 This is the conversion time for subsequent conversions in continuous convert mode. Actual conversion time for single
conversions or the first conversion in continuous mode is extended by one ATD clock cycle and 2 bus cycles due to starting
the conversion and setting the CCF flag. The total conversion time in Bus Cycles for a conversion is:
SC Bus Cycles = ((PRS+1)*2) * (28+1) + 2
CC Bus Cycles = ((PRS+1)*2) * (28)
CCP
28
<30
ATDCLK
cycles
3
Conversion time
Tconv
2.08V < VDDAD < 3.6V
14.0
—
60.0
S
1.80V < VDDAD < 2.08V
28.0
—
60.0
4
Source impedance at
input3
3
RAS is the real portion of the impedance of the network driving the analog input pin. Values greater than this amount may not
fully charge the input circuitry of the ATD resulting in accuracy error.
RAS
——
10
k
5
Analog Input Voltage4
4 Analog input must be between V
REFL and VREFH for valid conversion. Values greater than VREFH will convert to $3FF less the
full scale error (EFS).
VAIN
VREFL
VREFH
V
6
Ideal resolution (1 LSB)5
5 The resolution is the ideal step size or 1LSB = (V
REFH–VREFL)/1024
RES
2.08V < VDDAD < 3.6V
2.031
—
3.516
mV
1.80V < VDDAD < 2.08V
1.758
—
2.031
7
Differential non-linearity6
6 Differential non-linearity is the difference between the current code width and the ideal code width (1LSB). The current code
width is the difference in the transition voltages to and from the current code.
DNL
1.80V < VDDAD < 3.6V
—
+0.5
+1.0
LSB
8
Integral non-linearity7
7 Integral non-linearity is the difference between the transition voltage to the current code and the adjusted ideal transition
voltage for the current code. The adjusted ideal transition voltage is (Current Code–1/2)*(1/((VREFH+EFS)–(VREFL+EZS))).
INL
1.80 V < VDDAD < 3.6V
—
+0.5
+1.0
LSB
9
Zero-scale error8
8 Zero-scale error is the difference between the transition to the first valid code and the ideal transition to that code. The Ideal
transition voltage to a given code is (Code–1/2)*(1/(VREFH–VREFL)).
EZS
1.80V < VDDAD < 3.6V
—
+0.4
+1.0
LSB
10
Full-scale error9
9 Full-scale error is the difference between the transition to the last valid code and the ideal transition to that code. The ideal
transition voltage to a given code is (Code–1/2)*(1/(VREFH–VREFL)).
EFS
1.80V < VDDAD < 3.6V
—
+0.4
+1.0
LSB
11
Input leakage error 10
10 Input leakage error is error due to input leakage across the real portion of the impedance of the network driving the analog pin.
Reducing the impedance of the network reduces this error.
EIL
1.80V < VDDAD < 3.6V
—
+0.05
+5LSB
12
Total unadjusted
error11
ETU
1.80V < VDDAD < 3.6V
—
+1.1
+2.5
LSB