- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄369897 > MC141585 (MOTOROLA INC) Rad-Tolerant Class V, Floating Point Digital Signal Processor 429-CFCBGA -55 to 115 PDF資料下載
參數(shù)資料
| 型號(hào)： | MC141585 |
| 廠商： | MOTOROLA INC |
| 元件分類(lèi)： | 畫(huà)面疊加 |
| 英文描述： | Rad-Tolerant Class V, Floating Point Digital Signal Processor 429-CFCBGA -55 to 115 |
| 中文描述： | ON-SCREEN DISPLAY IC, PDSO16 |
| 封裝： | SOIC-16 |
| 文件頁(yè)數(shù)： | 11/27頁(yè) |
| 文件大?。?/td> | 678K |
| 代理商： | MC141585 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)當(dāng)前第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)
MC141585
11
MOTOROLA
Window 3 Registers
Row 15 Coln 6
Row 15 Coln 7
Bit 2
WEN - It enables the window 3 generation if this bit
is set.
Bit 1
the color intensity selection for window 3. Setting this bit to 0
means low intensity in this window and R,G,B output voltage
level equals to VDD(I). Set this bit to 1 will switch the supply
source of R,G,B back to VDD. Default setting is 0.
Bit 0
W_SHD - Shadowing on Window. Set this bit to
activate the window 3 shadowing.
Row 15 Coln 8
W_INT - This additional color related bit provides
Bit 2-0 R, G and B - Controls the color of window 3.Refer
to Table 1 for color selection. Window 1 registers occupy Col-
umn 0-2 of Row 15, Window 2 from Column 3-5, Window 3
from 6-8 and Window 4 from 9-11. Window 1 has the highest
priority, and Window 4 the least. If window over-lapping
occurs, the higher priority window will cover the lower one, and
the higher priority color will take over on the overlap window
area. If the start address is greater than the end address, this
window will not be displayed.
Window 4 Registers
Row 15 Coln 9
Row 15 Coln 10
Bit 2
WEN - It enables the window 4 generation if this bit
is set.
0
1
2
3
4
5
6
7
ROW END ADDR
MSB
LSB
ROW START ADDR
MSB
LSB
COLN 6
ROW 15
COLN 7
ROW 15
WEN
W_INT
COL START ADDR
MSB
LSB
0
1
2
3
4
5
6
7
W_SHD
R
G
COL END ADDR
MSB
LSB
COLN 8
0
1
2
3
4
5
6
7
B
ROW 15
0
1
2
3
4
5
6
7
ROW END ADDR
MSB
LSB
ROW START ADDR
MSB
LSB
COLN 9
ROW 15
WEN W_INT
COL START ADDR
MSB
LSB
COLN 10
0
1
2
3
4
5
6
7
ROW 15
W_SHD
Bit 1
W_INT - This additional color related bit provides
the color intensity selection for window 4. Setting this bit to 0
means low intensity in this window and R,G,B output voltage
level will be equal to VDD(I). Set this bit to 1 will switch the
supply source of R,G,B back to VDD. Default setting is 0.
Bit 0
W_SHD - Shadowing on Window. Set this bit to
activate the window 4 shadowing.
Row 15 Coln 11
Bit 2-0 R, G and B - Controls the color of window 4.Refer
to Table 1 for color selection. Window 1 registers occupy
Column 0-2 of Row 15, Window 2 from Column 3-5, Window
3 from 6-8 and Window 4 from 9-11. Window 1 has the high-
est priority, and Window 4 the least. If window over-lapping
occurs, the higher priority window will cover the lower one,
and the higher priority color will take over on the overlap win-
dow area. If the start address is greater than the end
address, this window will not be displayed.
Bit 7-0 VERTD - These 8 bits define the vertical starting
position. Total 256 steps, with an increment of four horizontal
lines per step for each field. Its value can’t be zero anytime.
The default value of it is 4.
Horizontal Delay Control Register Row 15 Coln 13
Bit 7-0 HORD - Horizontal starting position for character
display. 8 bits give a total of 256 steps and each increment
represents 5 or 6 dots(10x18 or 12x18 font) movement shift
to the right on the monitor screen. The movement of each
step is base on half character size. The default value is 15.
Character Height Control Register Row 15 Coln 14
Bit 7
Bit 6
X - Don’t care.
Reserved. Set to 0 for normal operation.
Bit 5-0 CH5-CH0 - This six bits will determine the dis-
played character height. LMOSD2 adopts 12 by 18 font
matrix and the middle 16 lines, line 2 to line 17, are
expanded by BRM algorithm. The top line and bottom line
will be duplicated dependent on the value of CH. No any line
is duplicated for top and bottom if CH is less than 32. One
extra duplicated line will be inserted for top and bottom if CH
R
G
COL END ADDR
MSB
LSB
COLN 11
0
1
2
3
4
5
6
7
B
ROW 15
0
1
2
3
4
5
6
7
LSB
ROW 15
COLN 12
MSB
VERTD
0
1
2
3
4
5
6
7
LSB
ROW 15
COLN 13
MSB
HORD
7
ROW 15
COLN 14
6
5
4
3
2
1
0
CH5 CH4
CH3
CH2
CH1
CH0
X
0
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC14161B | SYNCHRONUS PRESETTABLE 4-BIT COUNTERS |
| MC14160BD | SYNCHRONUS PRESETTABLE 4-BIT COUNTERS |
| MC14160BL | SYNCHRONUS PRESETTABLE 4-BIT COUNTERS |
| MC14160B | Rad-Tolerant Class V, Floating Point Digital Signal Processor 429-CFCBGA -55 to 125 |
| MC14160BP | SYNCHRONUS PRESETTABLE 4-BIT COUNTERS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC141585DWE | 功能描述:IC LCD MONITOR OSD 16-SOIC RoHS:是 類(lèi)別:集成電路 (IC) >> PMIC - 電源管理 - 專(zhuān)用 系列:- 應(yīng)用說(shuō)明:Ultrasound Imaging Systems Application Note 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:37 系列:- 應(yīng)用:醫(yī)療用超聲波成像，聲納 電流 - 電源:- 電源電壓:2.37 V ~ 6 V 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:56-WFQFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:56-TQFN-EP（8x8） 包裝:管件 |
| MC141585DWER2 | 功能描述:IC LCD MONITOR OSD 16-SOIC RoHS:是 類(lèi)別:集成電路 (IC) >> PMIC - 電源管理 - 專(zhuān)用 系列:- 應(yīng)用說(shuō)明:Ultrasound Imaging Systems Application Note 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:37 系列:- 應(yīng)用:醫(yī)療用超聲波成像，聲納 電流 - 電源:- 電源電壓:2.37 V ~ 6 V 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:56-WFQFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:56-TQFN-EP（8x8） 包裝:管件 |
| MC14161BCPD | 制造商:Motorola Inc 功能描述: |
| MC14161BD | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| MC141627FT | 制造商:Panasonic Industrial Company 功能描述:IC |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。