- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371011 > MC141622FU (MOTOROLA INC) Military Digital Signal Processor 172-CFP PDF資料下載
參數(shù)資料
| 型號： | MC141622FU |
| 廠商： | MOTOROLA INC |
| 元件分類： | 信號分離 |
| 英文描述： | Military Digital Signal Processor 172-CFP |
| 中文描述： | Y/C SEPARATOR IC, PQFP48 |
| 封裝： | QFP-48 |
| 文件頁數(shù)： | 2/8頁 |
| 文件大?。?/td> | 129K |
| 代理商： | MC141622FU |
MC141622EVK
2
MOTOROLA
3. BOARD OPERATION
3.1 ACF–II Operating Mode
AFC–II has four operating modes. Any one of these modes can be selected using the digital code input
to MODE 0 and MODE 1 using ROTARY SW. The function of each mode is as follows.
(1) Normal fsc Mode
This is the mode for usual Y/C separation. It separates Y/C from the video signal that is input to the A/D
converter.
The coring parameter of the vertical enhancer can be set up by the digital code that is input to C0 – C3
(block level parameter), C4 – C7 (white level parameter), and D4 – D7 (noise slice level parameter).
The clock is a 3.579545 MHz subcarrier input to the CLK connector; the built–in 4x PLL generates 4xfsc
clock.
(2) Normal 4xfsc Mode
This mode is used for Y/C separation. It separates Y/C from the video signal that is input to the A/D con-
verter.
The coring parameter of the vertical enhancer can be set up by the digital code that is input to C0 – C3
(block level parameter), C4 – C7 (white level parameter), and D4 – D7 (noise slice level parameter).
The clock is 14.31818 MHz which is a 4x subcarrier input to the CLK connector.
(3) Digital Input Comb Filter Mode
This mode uses the A/D converter, filter, and D/A converter as two independent blocks. The digital data
converted by the A/D converter is output on C0 – C7. Data input on D0 – D7 is processed by the ACF–II.
Filtering is performed by the algorithm of ACF–II and the Y/C video is output as analog signals from Yout
and Cout. These two blocks can operate with input clock signals that have different frequencies or phases
and can be operated independently by using the CLK(AD) for the A/D converter, and the CLK input for
the D/A converter.
The clock is 14.31818 MHz which is a 4x subcarrier input to the CLK connector and the CLK(AD) con-
nector.
(4) Digital Output Comb Filter Mode
In addition to the normal Y/C analog outputs, the MC141622EVK can provide the Y/C signals as digital
luminance and chrominance signals. The digital luminance data is output on C0 – C7 and the digital
chrominance data is output on D0 – D7. This digital data can be modified by other digital processing.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC7805BD2T | 1.0A POSITIVE VOLTAGE REGULATOR |
| MC7805BD2TG | 1.0A Positive Voltage Regulators |
| MC7805ABD2TG | 1.0A Positive Voltage Regulators |
| MC7805ABD2TR4 | 1.0A positive vlotage regulators |
| MC7805BD2TR4 | 1.0A positive vlotage regulators |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC141627FT | 制造商:Panasonic Industrial Company 功能描述:IC |
| MC14162BCP | 制造商:Motorola Inc 功能描述: |
| MC14163BCP | 制造商:Motorola Inc 功能描述: |
| MC1416BDR2 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| MC1416BP | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。