參數(shù)資料
型號: MC145505DW
廠商: MOTOROLA INC
元件分類: 編解碼器
英文描述: PCM Codec-Filter Mono-Circuit
中文描述: A/MU-LAW, PCM CODEC, PDSO16
封裝: PLASTIC, SOP-16
文件頁數(shù): 11/28頁
文件大?。?/td> 539K
代理商: MC145505DW
MC145500
MC145501
MC145502
MC145503
MC145505
MOTOROLA
11
RxO, RxO
Receive Analog Outputs
These two complimentary outputs are generated from the
output of the receive filter. They are equal in magnitude and
out of phase. The maximum signal output of each is equal to
the maximum peak–to–peak signal described with the refer-
ence. If a 3.15 V reference is used with RSI tied to VAG and a
+ 3 dBm0 sine wave is decoded, the RxO output will be a
6.3 V peak–to–peak signal. RxO will also have an inverted
signal output of 6.3 V peak–to–peak. External loads may be
connected from RxO to RxO for a 6 dB push–pull signal gain
or from either RxO or RxO to VAG. With a 3.15 V reference
each output will drive 600
to + 9 dBm. With RSI tied to VDD,
each output will drive 900
to + 9 dBm.
RxG
Receive Output Gain Adjust (MC145502 Only)
The purpose of the RxG pin is to allow external gain ad-
justment for the RxO pin. If RxG is left open, then the output
signal at RxO will be inverted and output at RxO. Thus the
push–pull gain to a load from RxO to RxO is two times the
output level at RxO. If external resistors are applied from
RxO to RxG (RI) and from RxG to RxO (RG), the gain of RxO
can be set differently from inverting unity. These resistors
should be in the range of 10 k
. The RxO output level is un-
changed by the resistors and the RxO gain is approximately
equal to minus RG/RI. The actual gain is determined by tak-
ing into account the internal resistors which will be in parallel
to these external resistors. The internal resistors have a
large tolerance, but they match each other very closely. This
matching tends to minimize the effects of their tolerance on
external gain configurations. The circuit for RxG and RxO is
shown in the block diagram.
Txl
Transmit Analog Input
TxI is the input to the transmit filter. It is also the output of
the transmit gain amplifiers of the MC145501/02/03/05. The
input impedance is greater than 100 k
to VAG in the
MC145500. The TxI input has an internal gain of 1.0, such
that a +3 dBm0 signal at TxI corresponds to the peak con-
verter reference voltage as described in the Vref and RSI pin
descriptions. For 3.15 V reference, the + 3 dBm0 input
should be 6.3 V peak–to–peak.
+Tx / –Tx
Positive Tx Amplifier Input (MC145502/03/05 Only)
/
Negative Tx Amplifier Input (MC145501/02/03/05 Only)
The Txl pin is the input to the transmit band–pass filter. If
+Tx or –Tx is available, then there is an internal amplifier
preceding the filter whose pins are +Tx, –Tx, and TxI. These
pins allow access to the amplifier terminals to tailor the input
gain with external resistors. The resistors should be in the
range of 10 k
. If +Tx is not available, it is internally tied to
VAG. If –Tx and +Tx are not available, the TxI is a unity gain
high–impedance input.
POWER SUPPLIES
VDD
Most Positive Power Supply
VDD is typically 5 to 12 V.
VSS
Most Negative Power Supply
VSS is typically 10 to 12 V negative of VDD.
For a
±
5 V dual–supply system, the typical power supply
configuration is VDD = + 5 V, VSS = – 5 V, VLS = 0 V (digital
ground accommodating TTL logic levels), and VAG = 0 V
being tied to system analog ground.
For single–supply applications, typical power supply con-
figurations include:
VDD = 10 V to 12 V
VSS = 0 V
VAG generates a mid supply voltage for referencing all
analog signals.
VLS controls the logic levels. This pin should be connected
to VDD for CMOS logic levels from VSS to VDD. This pin
should be connected to digital ground for true TTL logic
levels referenced to VLS.
TESTING CONSIDERATIONS (MC145500/01/02 ONLY)
An analog test mode is activated by connecting MSI and
CCI to 128 kHz. In this mode, the input of the A/D (the output
of the Tx filter) is available at the PDI pin. This input is direct
coupled to the A/D side of the codec. The A/D is a differential
design. This results in the gain of this input being effectively
attenuated by half. If monitored with a high–impedance buff-
er, the output of the Tx low–pass filter can also be measured
at the PDI pin. This test mode allows independent evaluation
of the transmit low–pass filter and A/D side of the codec. The
transmit and receive channels of these devices are tested
with the codec–filter fully functional.
相關(guān)PDF資料
PDF描述
MC145505L Single Channel (1.2V) SVS with /MR in 5/SOT23 5-SOT-23 -40 to 85
MC145505P PCM Codec-Filter Mono-Circuit
MC145512P Pulse/Tone Repertory Dialer Low Power SIilicon-Gate CMOS
MC145412P Pulse/Tone Repertory Dialer Low Power SIilicon-Gate CMOS
MC145413P Pulse/Tone Repertory Dialer Low Power SIilicon-Gate CMOS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC145505DWR2 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Motorola Inc 功能描述: 制造商:MOTOROLA 功能描述:
MC145505P 制造商:Rochester Electronics LLC 功能描述:PCM CODEC-FILTER - Bulk 制造商:Motorola Inc 功能描述: 制造商:MOTOROLA 功能描述:
MC145506P 制造商:Rochester Electronics LLC 功能描述:LOW VOLTAGE COMPANDER - Bulk
MC14551 C38E WAF 制造商:ON Semiconductor 功能描述:
MC14551BCP 功能描述:多路器開關(guān) IC 3-18V Quad 2 CHNL RoHS:否 制造商:Texas Instruments 通道數(shù)量:1 開關(guān)數(shù)量:4 開啟電阻(最大值):7 Ohms 開啟時間(最大值): 關(guān)閉時間(最大值): 傳播延遲時間:0.25 ns 工作電源電壓:2.3 V to 3.6 V 工作電源電流: 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:UQFN-16