- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359132 > MC33099 (飛思卡爾半導(dǎo)體(中國)有限公司) Adaptive Alternator Voltage Regulator(自適應(yīng)交流穩(wěn)壓器) PDF資料下載
參數(shù)資料
| 型號(hào)： | MC33099 |
| 廠商： | 飛思卡爾半導(dǎo)體(中國)有限公司 |
| 英文描述： | Adaptive Alternator Voltage Regulator(自適應(yīng)交流穩(wěn)壓器) |
| 中文描述： | 自適應(yīng)發(fā)電機(jī)電壓調(diào)節(jié)器（自適應(yīng)交流穩(wěn)壓器） |
| 文件頁數(shù)： | 15/20頁 |
| 文件大小： | 295K |
| 代理商： | MC33099 |
MOTOROLA ANALOG INTEGRATED CIRCUIT DEVICE DATA
33099
15
limited, is not in the thermal shut down mode, and the system is
not in a load dump mode, the lamp ON current is controlled by
the output of the OR2 GATE. The output of the OR2 GATE is a
logic [1] and the lamp will normally be ON when the UV
(undervoltage) line and the F2 output line are both a logic [1]
state, indicating an undervoltage condition when frequency
f
ph
> f
2
. The output of the OR2 GATE is also a logic [1] when
the output of the OV (overvoltage) line is a logic [1], indicating
an overvoltage condition, or the output of the F1 line is also a
logic [1], indicating a loss of phase signal (f
ph
< f
1
) due to a
broken phase wire, broken or slipping belt, or otherwise failed
alternator or open field circuit.
When the lamp current exceeds a lamp drain short circuit
current (I
dsc
), the voltage across resistor Rs will exceed a
current limit threshold voltage associated with the current limit
circuitry. As a result, a signal is sent to the lamp driver circuitry
to limit the lamp drive and regulates the lamp current to current
I
dsc
. When the power dissipation of the lamp driver causes the
temperature of the lamp driver to exceed a thermal shut-down
temperature limit (T
Lim
), a temperature sensing diode (D
tl
)
causes the thermal limit circuitry to send a signal to the lamp
driver circuitry to limit the lamp drive current and reduce the
power dissipation and resulting device temperature. When the
lamp driver is ON, but the Lamp Drain terminal voltage is not
below the BAT terminal voltage V
bat
by at least a lamp drain
short circuit threshold voltage (V
Tdsc
) or ([V
bat
- V
drain
] <
V
Tdsc
), comparator C
ds
will output a lamp short circuit signal to
the Drain Polling circuit to indicate a lamp shorted condition.
The Drain Polling circuit provides a low duty cycle polling output
to the input of the AND2 GATE to poll the lamp driver ON,
continuously testing for a lamp short without damaging the lamp
driver. The polling duty cycle is 1.56%, (or about a 158
μ
s ON
pulse) at a frequency of f
msb
/4, or 98.6 Hz. After the lamp short
has been removed, the comparator C
ds
outputs a lamp not-
shorted signal to the Drain Polling circuitry, which provides a
logic [1] to the AND2 GATE, which then operates normally.
Lamp polling is also present when the lamp is ON. In this
case, lamp polling turns OFF the lamp for a short period of time
with the lamp being ON for the remainder of the time. In this
case the lamp ON duty cycle is 98.44% (or OFF for 158
μ
s) at
a frequency of f
msb
/4, or 98.6 Hz. This causes the lamp voltage
on the lamp drain terminal to be greater than ignition threshold
voltage V
Tign
for at least 158
μ
s of a 10.1 ms period. During the
lamp ON mode, the Ignition Turn Off Delay of the Ignition Delay
circuit is greater then the 10.1 ms period. As a result, the
regulator biasing remains ON even when the IGN terminal is
coupled to the LAMP DRAIN terminal and the lamp drain
voltage is less than voltage V
Tig
n
most of the time when the
lamp is ON.
The lamp driver is also protected from load dump, since
during load dump, the
LD
signal is a logic [0], preventing the
AND2 GATE from activating the lamp driver. In addition, a
drain-to-GATE clamp device Z2 limits the drain-to-GATE
clamping voltage (V
dg
) to about 40 V typically.
Undervoltage, Overvoltage, and Load Dump
Protection
An undervoltage, overvoltage and load dump condition is
sensed by the regulator to generate fault indications and to
protect the regulator and associated external devices. As
previously discussed, a load dump signal during load dump will
prevent GATE drive to the external MOSFET and prevent
GATE drive to the lamp driver. Thus the external and internal
MOSFETs will turn OFF during a system load dump. As
previously discussed, the undervoltage and overvoltage signals
are also provided for fault indications.
The undervoltage signal is provided on the UV line by an
undervoltage comparator C
uv
having a voltage reference of
1.25 V and a resistor divider voltage transfer of 1.26 from the
FB output to comparator C
uv
input. When voltage V
fb
on the FB
output becomes less than 1.52 V, the voltage at input to
comparator C
uv
becomes less than 1.25 V, causing comparator
C
uv
to output an undervoltage UV signal. Because voltage V
fb
is ideally voltage V
rs
(or voltage V
ls
), and the ratio of V
r
/V
rs
(or V
l
/V
ls
) is 7.45, the UV signal will occur when the system
voltage at the Remote input (or Local input) is less than an
undervoltage threshold voltage (V
Tuv
), or 11.35 V. However,
GATE AND1 ensures that frequency f
ph
must be greater than f
2
before an undervoltage Fault is indicated by the lamp.
The load dump and overvoltage detection also utilizes similar
resistor dividers and voltage comparators in an Overvoltage
Detect circuitry where all comparators are referenced to voltage
V
ref
, or about 2.0 V. When voltage V
fb
on the FB output is
greater than 2.58 V, or 1.29 V
ref
(V
fb
/V
ref
= 1.29), an output
load dump signal of a logic [0] is generated on the
LD
line. Thus
during load dump, voltage V
rs
(or V
local
) will be about 2.58 V,
and the actual load dump threshold voltage (V
Tld
) will be about
19.25 V, or 1.3 V
set
. When voltage V
fb
on the FB output is
greater than 1.117 V
ref
(V
fb
/V
ref
= 1.117), an output
overvoltage signal is generated on the OV line. Thus voltage
V
rs
(or V
l
) will be about 2.235 V, and the actual overvoltage
threshold voltage (V
Tov
) will be about 16.65 V, or 1.125 V
set
.
The regulator also indicates an overvoltage condition on the
system during the Remote fault condition when the remote wire
resistance increases to a finite value and the system voltage is
being regulated by secondary regulation at V
set2
. When a load
dump occurs during secondary regulation, the load dump
threshold increases to 1.3 V
set2
, or about 24 V.
F
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC33129 | High Performance Current Mode Controllers(高性能電流模式控制器) |
| MC33143 | DUAL HIGH–SIDE SWITCH(雙高端開關(guān)) |
| MC33171 | LOW POWER SINGLE BIPOLAR OPERATIONAL AMPLIFIERS |
| MC33171-MC35171 | LOW POWER SINGLE BIPOLAR OPERATIONAL AMPLIFIERS |
| MC33171D | 23mm Glass Transponder R/W 0-RFIDT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC33099CDW | 制造商:Freescale Semiconductor 功能描述:Adaptive Alternator Voltage Regulator |
| MC33099CDW/R2 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:Adaptive Alternator Voltage Regulator |
| MC33099CDWR2 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Adaptive Alternator Voltage Regulator |
| MC33099DW | 制造商:Freescale Semiconductor 功能描述:Adaptive Alternator Voltage Regulator |
| MC33099DW/R2 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:Adaptive Alternator Voltage Regulator |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。