- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379309 > MC33219AP (MOTOROLA INC) VOICE SWITCHED SPEAKERPHONE CIRCUIT PDF資料下載
參數(shù)資料
| 型號： | MC33219AP |
| 廠商： | MOTOROLA INC |
| 元件分類： | 無繩電話/電話 |
| 英文描述： | VOICE SWITCHED SPEAKERPHONE CIRCUIT |
| 中文描述： | SPEAKER PHONE CIRCUIT, PDIP24 |
| 封裝： | 0.300 INCH, PLASTIC, DIP-24 |
| 文件頁數(shù)： | 17/28頁 |
| 文件大?。?/td> | 562K |
| 代理商： | MC33219AP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁當(dāng)前第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
MC33219A
17
MOTOROLA ANALOG IC DEVICE DATA
Figure 25. CT Attenuator Control Circuit
VB
I1
90
μ
A
To
Attenuators
RT
CT
Tx
TX–Rx Comp.
Vol. Control
Dial Tone Det.
Voltage Clamps
Control Circuit
I2
50
μ
A
CT
MC33219A
Rx
Background
Monitors
AGC
Level Detectors
There are two identical level detectors: one on the receive
side and one on the transmit side (refer to Figure 26). Each
level detector is a high gain amplifier with back–to–back
diodes in the feedback path, resulting in non–linear gain,
which permits operation over a wide dynamic range of
speech levels. Refer to the graphs of Figures 6, 7 and 8 for
their DC and AC transfer characteristics. The sensitivity of
each level detector is determined by the external resistor and
capacitor at their input (TLI and RLI). The output charges an
external capacitor through a diode and limiting resistor, thus
providing a DC representation of the input AC signal level.
The outputs have a quick rise time (determined by the
capacitor and an internal 500
resistor), and a slow decay
time set by an internal current source and the capacitor. The
capacitors on the two outputs should have the same value
(
±
10%) to prevent timing problems.
Referring to Figure 2, the outputs of the two level detectors
drive the Tx–Rx comparator. The comparator’s output state
depends on whether the transmit or receive speech signal is
stronger, as sensed by the level detectors. The Attenuator
Control Circuit uses this signal, along with the background
noise monitors, to determine which mode to set.
Figure 26. Level Detector
TLO
(RLO)
1.0
μ
F
500
2.0
μ
A
TLI
(RLI)
VB
R
C
Signal
Input
External Component Values are
Application Dependent.
Background Noise Monitors
The purpose of the background noise monitors is to
distinguish speech (which consists of bursts) from
background noise (a relatively constant signal). There are
two background noise monitors: one for the receive path and
one for the transmit path. Refering to Figure 27, each is
operated on by a level detector, which provides a DC
voltage representative of the combined speech and noise
level. However, the peaks, valleys, and bursts, which are
characteristic of speech, will cause the DC voltage (at CP2
or RLO) to increase relatively quickly, causing the output of
the next amplifier to also rise quickly. If that increase
exceeds the 36 mV offset, and at a speed faster than the
time constant at CPT (CPR), the output of the last
comparator will change, indicating the presence of speech
to the attenuator control circuit. This will keep the circuit in
either the transmit or the receive mode, depending on which
side has the stronger signals. When a new continuous signal
is applied, the time constant at CPT (CPR) determines how
long it takes the circuit to decide that the new sound is
continuous, and is therefore background noise. The system
requires that the average speech signal be stronger than the
background noise level (by 6.0–7.0 dB) for proper speech
detection.
When only background noise is present in both paths, the
output of the monitors will indicate the absence of speech,
allowing the circuit to go to the idle mode.
AGC Circuit
In the receive mode only, the AGC circuit decreases the
gain of the receive attenuator when the supply voltage at
VCC falls below 3.5 V, according to the graph of Figure 5.
The gain of the transmit path changes in a complementary
manner.
The purpose of this feature is to reduce the power (and
current) used by the speaker when the speakerphone is
powered by the phone line, and is connected to a long
telephone line, where the available power is limited.
Reducing the speaker power controls the voltage sag at VCC,
reduces clipping and distortion at the speaker output, and
prevents possible erratic operation.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC33290D | ISO SERIAL LINK INTERFACE |
| MC33290 | ISO SERIAL LINK INTERFACE |
| MC33290DR2 | ISO SERIAL LINK INTERFACE |
| MC33290P | ISO SERIAL LINK INTERFACE |
| MC33304D | RAIL-TO-RAIL SLEEPMODE OPERATIONAL AMPLIFIER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC33232D | 功能描述:功率因數(shù)校正 IC Critical Mode PFC RoHS:否 制造商:Fairchild Semiconductor 開關(guān)頻率:300 KHz 最大功率耗散: 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-8 封裝:Reel |
| MC33232DG | 功能描述:功率因數(shù)校正 IC Critical Mode PFC RoHS:否 制造商:Fairchild Semiconductor 開關(guān)頻率:300 KHz 最大功率耗散: 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-8 封裝:Reel |
| MC33232DR2 | 功能描述:功率因數(shù)校正 IC Critical Mode PFC RoHS:否 制造商:Fairchild Semiconductor 開關(guān)頻率:300 KHz 最大功率耗散: 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-8 封裝:Reel |
| MC33232DR2G | 功能描述:功率因數(shù)校正 IC Critical Mode PFC RoHS:否 制造商:Fairchild Semiconductor 開關(guān)頻率:300 KHz 最大功率耗散: 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-8 封裝:Reel |
| MC33232P | 功能描述:功率因數(shù)校正 IC Critical Mode PFC RoHS:否 制造商:Fairchild Semiconductor 開關(guān)頻率:300 KHz 最大功率耗散: 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-8 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。