- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359133 > MC33984 (飛思卡爾半導體(中國)有限公司) Dual Intelligent High-Current Self-Protected Silicon High-Side Switch (4.0 mOhm)(雙智能大電流帶自保護功能的硅高端開關(guān)（4mOhm）) PDF資料下載
參數(shù)資料
| 型號： | MC33984 |
| 廠商： | 飛思卡爾半導體(中國)有限公司 |
| 英文描述： | Dual Intelligent High-Current Self-Protected Silicon High-Side Switch (4.0 mOhm)(雙智能大電流帶自保護功能的硅高端開關(guān)（4mOhm）) |
| 中文描述： | 雙智能大電流的自我保護硅高邊開關(guān)（4.0毫歐）（雙智能大電流帶自保護功能的硅高端開關(guān)（4mOhm）） |
| 文件頁數(shù)： | 15/24頁 |
| 文件大?。?/td> | 783K |
| 代理商： | MC33984 |
MOTOROLA ANALOG INTEGRATED CIRCUIT DEVICE DATA
33984
15
SYSTEM/APPLICATION INFORMATION
INTRODUCTION
The 33984 is a dual self-protected 4.0 m
silicon switch
used to replace electromechanical relays, fuses, and discrete
devices in power management applications. The 33984 is
designed for harsh environments, and it includes self-recovery
features. The device is suitable for loads with high inrush
current, as well as motors and all types of resistive and
inductive loads.
Programming, control, and diagnostics are implemented via
the Serial Peripheral Interface (SPI). A dedicated parallel input
is available for alternate and Pulse Width Modulation (PWM)
control of each output. SPI-programmable fault trip thresholds
allow the device to be adjusted for optimal performance in the
application.
The 33984 is packaged in a power-enhanced 12 x 12 PQFN
package with exposed tabs.
FUNCTIONAL DESCRIPTION
SPI Protocol Description
The SPI interface has a full duplex, three-wire synchronous
data transfer with four I/O lines associated with it: Serial Clock
(SCLK), Serial Input (SI), Serial Output (SO), and Chip Select
(
CS
).
The SI/SO terminals of the 33984 follow a first-in first-out
(D7/D0) protocol with both input and output words transferring
the most significant bit (MSB) first. All inputs are compatible
with 5.0 V CMOS logic levels.
The SPI lines perform the following functions:
Serial Clock (SCLK)
Serial clocks (SCLK) the internal shift registers of the 33984
device. The serial input (SI) terminal accepts data into the input
shift register on the falling edge of the SCLK signal while the
serial output (SO) terminal shifts data information out of the SO
line driver on the rising edge of the SCLK signal. It is important
that the SCLK terminal be in a logic low state whenever
CS
makes any transition. For this reason, it is recommended that
the SCLK terminal be in a logic [0] state whenever the device is
not accessed (
CS
logic [1] state). SCLK has an internal pull-
down, I
DWN
. When
CS
is logic [1], signals at the SCLK and SI
terminals are ignored and SO is tri-stated (high impedance).
(See
Figure 7
and
Figure 8
on page 16.)
Serial Input (SI)
This is a serial interface (SI) command data input terminal. SI
instruction is read on the falling edge of SCLK. An 8-bit stream
of serial data is required on the SI terminal, starting with D7 to
D0. The internal registers of the 33984 are configured and
controlled using a 4-bit addressing scheme, as shown in
Table 1
, page 16. Register addressing and configuration are
described in
Table 2
, page 17. The SI input has an internal pull-
down, I
DWN
.
Serial Output (SO)
The SO data terminal is a tri-stateable output from the shift
register. The SO terminal remains in a high impedance state
until the
CS
terminal is put into a logic [0] state. The SO data is
capable of reporting the status of the output, the device
configuration, and the state of the key inputs. The SO terminal
changes states on the rising edge of SCLK and reads out on the
falling edge of SCLK. Fault and Input Status descriptions are
provided in
Table 11
, page 21.
Chip Select (CS)
The
CS
terminal enables communication with the master
microcontroller (MCU). When this terminal is in a logic [0] state,
the device is capable of transferring information to, and
receiving information from, the MCU. The 33984 device latches
in data from the Input shift registers to the addressed registers
on the rising edge of
CS
. The device transfers status
information from the power output to the shift register on the
falling edge of
CS
. The SO output driver is enabled when
CS
is
logic [0].
CS
should transition from a logic [1] to a logic [0] state
only when SCLK is a logic [0].
CS
has an internal pull-up, I
UP
.
F
Freescale Semiconductor, Inc.
Go to: www.freescale.com
n
.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC33989 | System Basis Chip with High Speed CAN Transceiver(帶高速CAN收發(fā)器的系統(tǒng)基片) |
| MC33990 | J-1850 SERIAL TRANSCEIVER(J-1850總線收發(fā)器) |
| MC33991 | Gauge Driver Integrated Circuit(標尺驅(qū)動器集成電路) |
| MC33993 | Multiple Switch Detection Interface(多開關(guān)監(jiān)測接口) |
| MC33997 | Switching Power Supply with Linear Regulators(帶線性穩(wěn)壓器的開關(guān)電源) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC33984BPNA | 功能描述:電源開關(guān) IC - 配電 SPD4 RoHS:否 制造商:Exar 輸出端數(shù)量:1 開啟電阻（最大值）:85 mOhms 開啟時間（最大值）:400 us 關(guān)閉時間（最大值）:20 us 工作電源電壓:3.2 V to 6.5 V 電源電流（最大值）: 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOT-23-5 |
| MC33984BPNAR2 | 功能描述:電源開關(guān) IC - 配電 SPD4 RoHS:否 制造商:Exar 輸出端數(shù)量:1 開啟電阻（最大值）:85 mOhms 開啟時間（最大值）:400 us 關(guān)閉時間（最大值）:20 us 工作電源電壓:3.2 V to 6.5 V 電源電流（最大值）: 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOT-23-5 |
| MC33984CHFK | 功能描述:電源開關(guān) IC - 配電 Dual 4mOhms smart RoHS:否 制造商:Exar 輸出端數(shù)量:1 開啟電阻（最大值）:85 mOhms 開啟時間（最大值）:400 us 關(guān)閉時間（最大值）:20 us 工作電源電壓:3.2 V to 6.5 V 電源電流（最大值）: 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOT-23-5 |
| MC33984CHFKR2 | 功能描述:電源開關(guān) IC - 配電 Dual 4mOhms smart RoHS:否 制造商:Exar 輸出端數(shù)量:1 開啟電阻（最大值）:85 mOhms 開啟時間（最大值）:400 us 關(guān)閉時間（最大值）:20 us 工作電源電壓:3.2 V to 6.5 V 電源電流（最大值）: 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOT-23-5 |
| MC33984PNA | 制造商:Freescale Semiconductor 功能描述:POWER SWITCH HI SIDE 30A 16-PIN QFN - Trays |
發(fā)布緊急采購，3分鐘左右您將得到回復。