- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄371030 > MC34055 (Motorola, Inc.) IEEE 802.3 10BASE-T TRANSCEIVER PDF資料下載
參數(shù)資料
| 型號(hào)： | MC34055 |
| 廠商： | Motorola, Inc. |
| 英文描述： | IEEE 802.3 10BASE-T TRANSCEIVER |
| 中文描述： | 的IEEE 802.3 10Base - T的收發(fā)器 |
| 文件頁(yè)數(shù)： | 7/16頁(yè) |
| 文件大?。?/td> | 195K |
| 代理商： | MC34055 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)當(dāng)前第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)
MC34055
7
MOTOROLA ANALOG IC DEVICE DATA
PIN FUNCTION DESCRIPTION
Pin
Symbol
Description
1
Clk Out
TTL/CMOS buffered 10 MHz clock output. This pin will source 400
μ
A and sink 16 mA.
2
TX Data A
CMOS transmit input pin. Data input at this pin is output to the TP media. The input will source
less than 175
μ
A and sink less than 20
μ
A.
3
TX Data B
Raised ECL transmit input pin. Data input at this pin is output to the TP media. The input can
source 40
μ
A for a high level input or 70
μ
A for a low level input.
4
TX EN H
TTL/CMOS transmit enable pin. Transmit is enabled when asserted high. The input will source
less than 175
μ
A and sink less than 20
μ
A.
5
Dig. Gnd
Digital ground
6
VCC(Dig/Ana)
Digital and analog VCC. With the current consumed at this pin and Pin 18, the device will
consume less than 180 mA at 5.0 Vdc.
7
Ana. Gnd
Analog ground
8
RX Data A
TTL/CMOS received data output pin. Data from the TP media is output at this pin. The output
will source 12 mA and sink 16 mA.
9
RX Data B
Raised ECL received data output pin. Data from the TP media is output at this pin.
10
RX EN H
TTL/CMOS received data output enable pin. This pin is asserted after the Smart Squelch
circuitry determines that there is valid data at the TP input pins and also when internal
loop–back is occurring. The output will source 12 mA and sink 16 mA. The receive data outputs
are forced high when this pin is low.
11
Loop L
TTL/CMOS Loopback test select. Asserting this pin causes the transmit data to be looped to
the receive circuit while the TP transmit driver sends a link pulse. The input will source less
than 175
μ
A and sink less than 20
μ
A.
12
LNKFL H
This pin is driven high to indicate a link fail state. When low, the pin will sink 20 mA to light an
LED. An usquelched condition due to valid data on the receive circuit will cause the pin to
transition high and low in 100 ms intervals.
13
JABB H
TTL/CMOS Jabber status pin. This pin is asserted when a Jabber condition is detected and will
source 12 mA and sink 16 mA.
14
CTL H
TTL/CMOS status pin. This pin pulled high when Jabber or Collision conditions are detected.
Also high for a time interval when a Signal Quality Error test is being performed. The pin will
source 12 mA and sink 16 mA.
15
RX–
The inverting terminal of the TP differential receiver.
16
RX+
The noninverting terminal of the TP differential receiver.
17
FULLD L
TTL/CMOS duplex mode select. When low, this pin forces the device to operate in full–duplex
mode. The input will source less than 175
μ
A and sink less than 20
μ
A.
18
Pwr VCC
Power supply pin. With the current consumed at this pin and Pin 6, the device will consume
less than 180 mA at 5.0 Vdc.
19
Pwr Gnd
Power ground pin.
20
TX–
The inverting terminal of the TP differential driver.
21
TX+
The noninverting terminal of the TP differential driver.
22
SQE EN L
TTL/CMOS Signal Quality Error test enable pin. Pulling this pin low allows test of the collision
detect circuitry without affecting the twisted pair channel. The input will source less than 175
μ
A
and sink less than 20
μ
A.
23
Clk–
TTL/CMOS clock oscillator pin. See Pin 24.
24
Clk+
TTL/CMOS clock oscillator pin. This pin is used with Pin 23 if the internal oscillator is to be free
run with a crystal. The oscillator can also be directly driven with a TTL/CMOS clock signal at
this pin. The oscillator frequency should be 10 MHz with a duty cycle of 50
±
20%.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC34058 | 5-V Battery-Backup Supervisors for RAM Retention 8-MSOP -40 to 85 |
| MC34058FTA | 5-V Battery-Backup Supervisors for RAM Retention 8-MSOP -40 to 85 |
| MC34059 | 5-V Battery-Backup Supervisors for RAM Retention 8-MSOP -40 to 85 |
| MC34059FTA | HEX EIA-485 TRANSCEIVER with THREE-STATE OUTPUTS |
| MC3405P | Processor Supervisory Circuits with Power-Fail 8-SOIC -40 to 85 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC34055DW | 制造商:MOTOROLA 制造商全稱(chēng):Motorola, Inc 功能描述:10BASE-T TRANSCEIVER |
| MC34058 | 制造商:MOTOROLA 制造商全稱(chēng):Motorola, Inc 功能描述:HEX EIA-485 TRANSCEIVER with THREE-STATE OUTPUTS |
| MC34058FTA | 制造商:MOTOROLA 制造商全稱(chēng):Motorola, Inc 功能描述:HEX EIA-485 TRANSCEIVER with THREE-STATE OUTPUTS |
| MC34059 | 制造商:MOTOROLA 制造商全稱(chēng):Motorola, Inc 功能描述:HEX EIA-485 TRANSCEIVER with THREE-STATE OUTPUTS |
| MC34059FTA | 制造商:MOTOROLA 制造商全稱(chēng):Motorola, Inc 功能描述:HEX EIA-485 TRANSCEIVER with THREE-STATE OUTPUTS |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。