- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄369901 > MC44827BDTB (MOTOROLA INC) LOW-POWER PLL TUNING CIRCUIT PDF資料下載
參數(shù)資料
| 型號： | MC44827BDTB |
| 廠商： | MOTOROLA INC |
| 元件分類： | XO, clock |
| 英文描述： | LOW-POWER PLL TUNING CIRCUIT |
| 中文描述： | PHASE LOCKED LOOP, 1300 MHz, PDSO16 |
| 封裝： | PLASTIC, TSSOP-16 |
| 文件頁數(shù)： | 5/8頁 |
| 文件大?。?/td> | 157K |
| 代理商： | MC44827BDTB |
MC44827/27B
5
MOTOROLA ANALOG IC DEVICE DATA
PIN FUNCTION DESCRIPTION
Pin
Symbol
Description
1
DA
3–wire bus data input
2
CL
3–wire bus clock input
3
XTAL
Crystal oscillator (3.2 MHz or 4 MHz)
4
Amp In
Negative operational amplifier input and phase comparator output
5
VTUN
VCC2
VCC1
HF In
Operational amplifier output which provides the tuning voltage
6
Operational amplifier positive supply (33 V)
7
Positive supply of the circuit (5 V)
8
Asymmetrical HF input
9
Gnd
Ground
10,11,12,13
B0 to B3
VCC3
Lock
PNP Band buffer outputs
14
Positive supply for integrated band buffers (12 V)
15
Lock detector output
16
EN
3–wire bus enable input
Data Format and Bus Receiver
The circuit is controlled by a 3–wire bus via Data (DA),
Clock (CL), and Enable (EN) inputs. The Data and Clock
inputs may be shared with other inputs on the I2C–Bus while
the Enable is a separate signal. The circuit is compatible with
18 and 19 bit data transmission and also has a mode for
34 bit transmission for test and additional features.
The 3–wire bus receiver receives data for the internal shift
register after the positive going edge of the EN–signal. The
data is transmitted to the band buffers on the negative going
edge of the clock pulse 4 (signal DTB1).
18 and 19 Bit Data Transmission
The programmable divider may receive a division ratio
coded by a 14 bit (18 bit transmission) or 15 bit (19 bit
transmission). The data is transmitted to the programmable
divider (latches A) on the negative going edge of clock pulse
19 or on the negative edge of the EN–signal if EN goes down
after the 18th clock pulse (signal DTF). If the programmable
divider receives a 14 bit byte, its MSB (bit N14) is internally
reset. The reset pulse is generated only if EN goes negative
after the 18th clock pulse (signal RL).
34 Bit Data Transmission
(For Test and Additional Features)
In the test mode, the programmable divider receives a 15
bit byte and the data is transferred to latches A on the
negative edge of clock pulse 19 (signal DTF). The
information for test is received on clock pulses 20 to 26 and
transmitted to the latches on the negative edge of pulse 34
(signal DTB2). These latches have a power–on reset. The
power–on reset sets the programmable divider to a counting
ratio of 256 or higher and resets the corresponding latches to
the test bits T0 to T6 (signal POR). The bus receiver is not
disturbed if the data format is wrong. Unused bits are
ignored. If for example the Enable signal goes low after clock
pulse 9, bits one to four are accepted as valid buffer
information and the other bits are ignored. If more than 34
bits are received, bit 35 and the following are ignored.
19
27
X7
33
X1
19
5
Standard Bus Protocol 18 or 19 Bit
Bus Protocol for Test and Features
Enable
B3
Buffers
Counting Ratio
Test & Features
Not Used
Buffers
Counting Ratio
Clock
Data
26
T0
34
X0
4
B0 N14 N13 N12 N11 N10 N9 N8
20
T6
1
B2 B1
N7
N6
N5
N4
N3
N2
N1 N0
T5
T4
T3
T2
T1
X6
X5
X4
X3
X2
5
18
1
4
Figure 5. Bus Timing Diagram
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC44827 | LOW-POWER PLL TUNING CIRCUIT |
| MC44827DTB | LOW-POWER PLL TUNING CIRCUIT |
| MC44829D | TV AND VCR I2C PLL TUNING CIRCUIT WITH 1.3 GHz PRESCALER AND MIX/OSC DECODER |
| MC44829 | TV AND VCR I2C PLL TUNING CIRCUIT WITH 1.3 GHz PRESCALER AND MIX/OSC DECODER |
| MC44BC373 | Multi-Standard or PAL/ NTSC Modulator with integrated antenna booster/splitter ICs |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC44827DTB | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Motorola Inc 功能描述: |
| MC44829 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:TV AND VCR I2C PLL TUNING CIRCUIT WITH 1.3 GHz PRESCALER AND MIX/OSC DECODER |
| MC44829D | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:TV AND VCR I2C PLL TUNING CIRCUIT WITH 1.3 GHz PRESCALER AND MIX/OSC DECODER |
| MC44829DR2 | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Motorola Inc 功能描述: 制造商:MOTOROLA 功能描述: |
| MC4485 | 制造商:SHENZHENFREESCALE 制造商全稱:ShenZhen FreesCale Electronics. Co., Ltd 功能描述:P-Channel 40-V (D-S) MOSFET High performance trench technology |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。