參數(shù)資料
型號: MC68040FE40A
廠商: Freescale Semiconductor
文件頁數(shù): 379/442頁
文件大?。?/td> 0K
描述: IC MICROPROCESSOR 32BIT 184-CQFP
標(biāo)準(zhǔn)包裝: 24
系列: M680x0
處理器類型: M680x0 32-位
速度: 40MHz
電壓: 5V
安裝類型: 表面貼裝
封裝/外殼: 184-BCQFP
供應(yīng)商設(shè)備封裝: 184-CQFP(31.3x31.3)
包裝: 托盤
MOTOROLA
M68040 USER’S MANUAL
2- 3
effective address. Also, some instructions access multiple memory operands and initiate
fetches for each operand.
The instruction finishes execution in the execute stage. Instructions with write-back
operands to memory generate pending write accesses that are passed to the write-back
stage. The write occurs to the data memory unit if it is not busy. If the following instruction,
which is in the <ea> fetch stage, requires an operand fetch, the write-back stalls in the
write-back stage since it is at a lower priority. The write-back can stall indefinitely until
either the data memory unit is free or another write is pending from the execution stage.
Figure 2-2 illustrates a write cycle, which begins in the IU pipeline. The IU stores the
logical address and data for a write operation in a temporary holding register (WB3). Write
operation control passes from the IU to the data memory unit once the data memory unit
is idle. When the data memory unit receives the logical address and data from the IU, it
stores the logical address and data to a second temporary holding register (WB2). The
data memory unit then translates the logical address into a physical address. If the
address translation is successful, the data memory unit either stores an address
translation in the data cache (write hit) or passes it to the bus controller (write-through with
write miss). Once the bus controller is ready to execute the external write operation, it
multiplexes the data to the correct data byte lanes and stores the multiplexed data and
physical address into a third holding register (WB1). WB1 is used in the actual write
operation seen on the address and data buses. Appendix B MC68EC040 contains details
on address translation in the MC68EC040.
DECODE
<ea>
CALCULATE
WRITE-
BACK (WB3)
INTEGER UNIT
INSTRUCTION MEMORY UNIT
INSTRUCTION
FETCH
EXECUTE
<ea>
FETCH
ADDRESS
BUS
DATA
BUS
DATA CACHE
BUS
CONTROLLER
WB1
DATA
ATC
DATA MEMORY UNIT
DATA MMU/
CACHE/SNOOP
CONTROLLER
WB2
DATA MUX
PUSH
BUFFER
BUS
CONTROL
SIGNALS
LOGICAL
ADDRESS
PHYSICAL ADDRESS
Figure 2-2. Write-Back Cycle Block Diagram
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相關(guān)PDF資料
PDF描述
IDT7025S35PF IC SRAM 128KBIT 35NS 100TQFP
IDT7025S20PF IC SRAM 128KBIT 20NS 100TQFP
XC4025E-4PG299I IC FPGA I-TEMP 5V 4 SPD 299-CPGA
XC4025E-4PG299C IC FPGA C-TEMP 5V 4 SPD 299-CPGA
IDT7015S12J IC SRAM 72KBIT 12NS 68PLCC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC68040FE40V 功能描述:IC MICROPROCESSOR 32BIT 184-CQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:M680x0 標(biāo)準(zhǔn)包裝:1 系列:MPC85xx 處理器類型:32-位 MPC85xx PowerQUICC III 特點(diǎn):- 速度:1.2GHz 電壓:1.1V 安裝類型:表面貼裝 封裝/外殼:783-BBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:783-FCPBGA(29x29) 包裝:托盤
MC68040RC25 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:M68000-compatible, high-performance, 32-bit microprocessors
MC68040RC25A 功能描述:微處理器 - MPU 32B W/ CACHE MMU FPU RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:536 MHz 程序存儲(chǔ)器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324
MC68040RC25V 功能描述:微處理器 - MPU 32B W/ CACHE MMU RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:536 MHz 程序存儲(chǔ)器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324
MC68040RC33 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:M68000-compatible, high-performance, 32-bit microprocessors