Table of Contents
Figure
Number
Figure 4-5.
Figure 4-6.
Figure 4-7.
Figure 4-8.
Figure 4-9.
Figure 4-10. PCM Channel Assignment on a T1/CEPT Line .......................................4-19
Figure 4-11. SCC Block Diagram.................................................................................4-24
Figure 4-12. SCC Baud Rate Generator ......................................................................4-26
Figure 4-13. Output Delays from RTS Low, Synchronous Protocol.............................4-29
Figure 4-14. Output Delays from CTS Low, Synchronous Protocol.............................4-29
Figure 4-15. Memory Structure.....................................................................................4-32
Figure 4-16. SCC Buffer Descriptor Format.................................................................4-33
Figure 4-17. UART Frame Format................................................................................4-43
Figure 4-18. Two Configurations of UART Multidrop Operation...................................4-50
Figure 4-19. UART Control Characters Table..............................................................4-51
Figure 4-20. UART Receive Buffer Descriptor .............................................................4-58
Figure 4-21. UART Rx BD Example.............................................................................4-59
Figure 4-22. UART Transmit Buffer Descriptor ............................................................4-61
Figure 4-23. UART Interrupt Events Example..............................................................4-64
Figure 4-24. Typical HDLC Frame................................................................................4-66
Figure 4-25. HDLC Address Recognition Examples ....................................................4-71
Figure 4-26. HDLC Receive Buffer Descriptor .............................................................4-75
Figure 4-27. HDLC Receive BD Example ....................................................................4-76
Figure 4-28. HDLC Transmit Buffer Descriptor ............................................................4-78
Figure 4-29. HDLC Interrupt Events Example..............................................................4-81
Figure 4-30. Typical BISYNC Frames..........................................................................4-83
Figure 4-31. BISYNC Control Characters Table...........................................................4-88
Figure 4-32. BISYNC Receive Buffer Descriptor..........................................................4-93
Figure 4-33. BISYNC Transmit Buffer Descriptor.........................................................4-95
Figure 4-34. Typical DDCMP Frames ........................................................................4-100
Figure 4-35. DDCMP Transmission/Reception Summary..........................................4-102
Figure 4-36. DDCMP Receive Buffer Descriptor........................................................4-109
Figure 4-37. DDCMP Transmit Buffer Descriptor.......................................................4-112
Figure 4-38. Two-Step Synchronous Bit Rate Adaption.............................................4-116
Figure 4-39. Three-Step Asynchronous Bit Rate Adaption ........................................4-117
Figure 4-40. V.110 Receive Buffer Descriptor............................................................4-119
Figure 4-41. V.110 Transmit Buffer Descriptor...........................................................4-120
Figure 4-42. Transparent Receive Buffer Descriptor..................................................4-130
Figure 4-43. Transparent Transmit Buffer Descriptor.................................................4-131
Figure 4-44. SCP Timing............................................................................................4-135
Figure 4-45. SCP vs. SCC Pin Multiplexing ...............................................................4-137
Title
Page
Number
xviii
MC68302 USER’S MANUAL
MOTOROLA
Serial Channels Physical Interface Block Diagram..................................4-10
IDL Bus Signals .......................................................................................4-11
IDL Terminal Adaptor...............................................................................4-12
GCI Bus Signals.......................................................................................4-15
Two PCM Sync Methods..........................................................................4-18
Section 5
Signal Description
Figure 5-1.
Functional Signal Groups...........................................................................5-3