Table of Contents
Figure
Number
Title
Page
Number
MOTOROLA
MC68302 USER’S MANUAL
xix
Figure 5-2.
Figure 5-3.
Figure 5-4.
Figure 5-5.
Figure 5-6.
Figure 5-7.
Figure 5-8.
Figure 5-9.
Figure 5-10. NMSI1 or ISDN Interface Pins..................................................................5-14
Figure 5-11. NMSI2 Port or Port A Pins........................................................................5-17
Figure 5-12. NMSI3 Port or Port A Pins or SCP Pins...................................................5-18
Figure 5-13. IDMA or Port A Pins.................................................................................5-19
Figure 5-14. IACK or PIO Port B Pins...........................................................................5-20
Figure 5-15. Timer Pins................................................................................................5-21
Figure 5-16. Port B Parallel I/O Pins with Interrupt.......................................................5-22
Figure 5-17. Chip-Select Pins.......................................................................................5-22
Clock Pins ..................................................................................................5-4
System Control Pins...................................................................................5-5
Address Bus Pins.......................................................................................5-7
Data Bus Pins.............................................................................................5-7
Bus Control Pins.........................................................................................5-8
External Address/Data Buffer.....................................................................5-9
Bus Arbitration Pins..................................................................................5-10
Interrupt Control Pins ...............................................................................5-11
Section 6
Electrical Characteristics
Figure 6-1.
Figure 6-2.
Figure 6-3.
Figure 6-4.
Figure 6-5.
Figure 6-6.
Figure 6-7.
Figure 6-8.
Figure 6-9.
Figure 6-10. External Master Internal Synchronous Read Cycle Timing Diagram .......6-20
Figure 6-11. External Master Internal Synchronous Read Cycle Timing Diagram
(One Wait State).......................................................................................6-21
Figure 6-12. External Master Internal Synchronous Write Cycle Timing Diagram .......6-22
Figure 6-13. Internal Master Internal Read/Write Cycle Timing Diagram.....................6-23
Figure 6-14. Internal Master Chip-Select Timing Diagram ...........................................6-25
Figure 6-15. External Master Chip-Select Timing Diagram ..........................................6-26
Figure 6-16. Parallel I/O Data-In/Data-Out Timing Diagram.........................................6-27
Figure 6-17. Interrupts Timing Diagram........................................................................6-27
Figure 6-18. Timers Timing Diagram............................................................................6-28
Figure 6-19. Serial Communication Port Timing Diagram ............................................6-29
Figure 6-20. IDL Timing Diagram .................................................................................6-31
Figure 6-21. GCI Timing Diagram.................................................................................6-33
Figure 6-22. PCM Timing Diagram (SYNC Envelopes Data) .......................................6-35
Figure 6-23. PCM Timing Diagram (SYNC Prior to 8-Bit Data)....................................6-35
Figure 6-24. NMSI Timing Diagram..............................................................................6-37
Clock Timing Diagram................................................................................6-5
Read Cycle Timing Diagram ......................................................................6-9
Write Cycle Timing Diagram.....................................................................6-10
Read-Modify-Write Cycle Timing Diagram...............................................6-11
Bus Arbitration Timing Diagram ...............................................................6-12
DMA Timing Diagram (IDMA)...................................................................6-14
DMA Timing Diagram (SDMA) .................................................................6-15
External Master Internal Asynchronous Read Cycle Timing Diagram .....6-17
External Master Internal Asynchronous Write Cycle Timing Diagram......6-18