參數(shù)資料
型號(hào): MC68322FT25
廠商: MOTOROLA INC
元件分類: 微控制器/微處理器
英文描述: 32-BIT, 25 MHz, RISC PROCESSOR, PQFP160
封裝: PLASTIC, QFP-160
文件頁(yè)數(shù): 214/293頁(yè)
文件大?。?/td> 1002K
代理商: MC68322FT25
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)第184頁(yè)第185頁(yè)第186頁(yè)第187頁(yè)第188頁(yè)第189頁(yè)第190頁(yè)第191頁(yè)第192頁(yè)第193頁(yè)第194頁(yè)第195頁(yè)第196頁(yè)第197頁(yè)第198頁(yè)第199頁(yè)第200頁(yè)第201頁(yè)第202頁(yè)第203頁(yè)第204頁(yè)第205頁(yè)第206頁(yè)第207頁(yè)第208頁(yè)第209頁(yè)第210頁(yè)第211頁(yè)第212頁(yè)第213頁(yè)當(dāng)前第214頁(yè)第215頁(yè)第216頁(yè)第217頁(yè)第218頁(yè)第219頁(yè)第220頁(yè)第221頁(yè)第222頁(yè)第223頁(yè)第224頁(yè)第225頁(yè)第226頁(yè)第227頁(yè)第228頁(yè)第229頁(yè)第230頁(yè)第231頁(yè)第232頁(yè)第233頁(yè)第234頁(yè)第235頁(yè)第236頁(yè)第237頁(yè)第238頁(yè)第239頁(yè)第240頁(yè)第241頁(yè)第242頁(yè)第243頁(yè)第244頁(yè)第245頁(yè)第246頁(yè)第247頁(yè)第248頁(yè)第249頁(yè)第250頁(yè)第251頁(yè)第252頁(yè)第253頁(yè)第254頁(yè)第255頁(yè)第256頁(yè)第257頁(yè)第258頁(yè)第259頁(yè)第260頁(yè)第261頁(yè)第262頁(yè)第263頁(yè)第264頁(yè)第265頁(yè)第266頁(yè)第267頁(yè)第268頁(yè)第269頁(yè)第270頁(yè)第271頁(yè)第272頁(yè)第273頁(yè)第274頁(yè)第275頁(yè)第276頁(yè)第277頁(yè)第278頁(yè)第279頁(yè)第280頁(yè)第281頁(yè)第282頁(yè)第283頁(yè)第284頁(yè)第285頁(yè)第286頁(yè)第287頁(yè)第288頁(yè)第289頁(yè)第290頁(yè)第291頁(yè)第292頁(yè)第293頁(yè)
8
MC68340 PRODUCT INFORMATION
MOTOROLA
In dual-address mode, two bus transfers occur, one from a source device and the other to a destination
device. Dual-address transfers can be started by either an internal or external request. In this mode, each
channel supports 32 bits of address and 8 or 16 bits of data (32 bits require external logic). The source and
destination port size can be selected independently; when they are different, the data will be packed or
unpacked. An 8-bit disk interface can be read twice before the concatenated 16-bit result is passed into
memory.
Byte, word, and long-word counts up to 32 bits can be transferred. All addresses and transfer counters are
32 bits. Addresses increment or remain constant, as programmed. The DMA channels support two external
request modes, burst transfer and cycle steal. Internal requests can be programmed to occupy 25, 50, 75, or
100 percent of the data bus bandwidth. Interrupts can be programmed to postpone DMA completion.
The DMA module can sustain a transfer rate of 12.5 Mbytes/sec in dual-address mode and nearly 50
Mbytes/sec in single-address mode @ 25.16 MHz (8.4 and 33.3 Mbytes/sec @ 16.78 MHz, respectively).
The DMA controller arbitrates with the CPU32 for the bus in parallel with existing bus cycles and is fully
synchronized with the CPU32, eliminating all delays normally associated with bus arbitration by allowing
DMA bus cycles to butt seamlessly with CPU bus cycles.
SERIAL MODULE
Most digital systems use serial I/O to communicate with host computers, operator terminals, or remote
devices. The MC68340 contains a two-channel, full-duplex USART. An on-chip baud rate generator
provides standard baud rates up to 76.8k baud independently to each channel's receiver and transmitter.
The module is functionally equivalent to the MC68681/MC2681 DUART.
Each communication channel is completely independent. Data formats can be 5, 6, 7, or 8 bits with even,
odd, or no parity and stop bits up to 2 in 1/16 increments. Four-byte receive buffers and two-byte transmit
buffers minimize CPU service calls. A wide variety of error detection and maskable interrupt capability is
provided on each channel. Full-duplex, autoecho loopback, local loopback, and remote loopback modes can
be selected. Multidrop applications are supported.
A 3.6864-MHz crystal drives the baud rate generators. Each transmit and receive channel can be
programmed for a different baud rate, or an external 1
× and 16× clock input can be selected. Full modem
support is provided with separate request-to-send (RTS) and clear-to-send (CTS) signals for each channel.
One channel also provides service request signals. The two serial ports can sustain rates of 9.8 Mbps with a
25-MHz system clock in 1
× mode, 612 kbps in 16× mode (6.5 Mbps and 410 kbps @ 16.78 MHz).
TIMER MODULES
Timers and counters are used in a system to monitor elapsed time, generate waveforms, measure signals,
keep time-of-day clocks, initiate DRAM refresh cycles, count events, and provide “time slices” to ensure that
no task dominates the activity of the processor. A counter that counts clock pulses makes a timer, which is
most useful when it causes certain actions to occur in response to reaching desired counts.
The MC68340 has two, identical, versatile, on-chip counter/timers as well as a simple timer in the SIM40.
These general-purpose counter/timers can be used for precisely timed events without the errors to which
software-based counters and timers are susceptible—e.g., errors caused by dynamic memory refreshing,
DMA cycle steals, and interrupt servicing. The programmable timer operating modes are input capture,
output compare, square-wave generation, variable duty-cycle square-wave generation, variable-width
single-shot pulse generation, event counting, period measurement, and pulse-width measurement.
Each timer consists of a 16-bit countdown counter with an 8-bit countdown prescaler for a composite 24-bit
resolution. The two timers can be externally cascaded for a maximum count width of 48 bits. The
相關(guān)PDF資料
PDF描述
MC68322FT20 32-BIT, 20 MHz, RISC PROCESSOR, PQFP160
MC68322FT16 32-BIT, 16.667 MHz, RISC PROCESSOR, PQFP160
MC68330FC16 32-BIT, 16.78 MHz, MICROPROCESSOR, PQFP132
MC68332AMPV16 32-BIT, 16.78 MHz, MICROCONTROLLER, PQFP144
MC68332GMPV20 32-BIT, 20.97 MHz, MICROCONTROLLER, PQFP144
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC68322UM 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:Integrated Printer Processor
MC68328 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:Integrated Portable System Processor-DragonBall
MC68328P 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:Integrated Portable System Processor-DragonBall
MC68328UM 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:Integrated Portable System Processor-DragonBall
MC68330 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Integrated CPU32 Processor