
MOTOROLA
REGISTER SUMMARY
MC68336/376
D-28
USER’S MANUAL
D.5 QADC Module
Table D-24 shows the QADC address map. The column labeled “Access” indicates
the privilege level at which the CPU32 must be operating to access the register. A des-
ignation of “S” indicates that supervisor mode is required. A designation of “S/U”
indicates that the register can be programmed for either supervisor mode access or
unrestricted access.
D.5.1 QADC Module Configuration Register
STOP — Low-Power Stop Mode Enable
When the STOP bit is set, the clock signal to the QADC is disabled, effectively turning
off the analog circuitry.
0 = Enable QADC clock.
1 = Disable QADC clock.
NOTES:
1. Y = M111, where M is the logic state of the module mapping (MM) bit in SIMCR.
Table D-24 QADC Address Map
Access
Address1
15
8
7
0
S
Module Configuration Register (QADCMCR)
S
$YFF202
Test Register (QADCTEST)
S
$YFF204
Interrupt Register (QADCINT)
S/U
$YFF206
Port A Data (PORTQA)
Port B Data (PORTQB)
S/U
$YFF208
Port Data Direction Register (DDRQA)
S/U
$YFF20A
Control Register 0 (QACR0)
S/U
$YFF20C
Control Register 1 (QACR1)
S/U
$YFF20E
Control Register 2 (QACR2)
S/U
$YFF210
Status Register (QASR)
—
$YFF212 – $YFF22E
Reserved
S/U
$YFF230 – $YFF27E
Conversion Command Word (CCW) Table
—
$YFF280 – $YFF2AE
Reserved
S/U
$YFF2B0 – $YFF2FE
Result Word Table
Right Justified, Unsigned Result Register (RJURR)
—
$YFF300 – $YFF32E
Reserved
S/U
$YFF330 – $YFF37E
Result Word Table
Left Justified, Signed Result Register (LJSRR)
—
$YFF380 – $YFF3AE
Reserved
S/U
$YFF3B0 – $YFF3FE
Result Word Table
Left Justified, Unsigned Result Register (LJURR)
QADCMCR — Module Configuration Register
$YFF200
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
STOP
FRZ
NOT USED
SUPV
NOT USED
IARB[3:0]
RESET:
0
1
0
336376UMBook Page 28 Friday, November 15, 1996 2:09 PM