MC68HC05B6
Rev. 4
MOTOROLA
H-13
MC68HC705B32
14
Preimnary
H.5
Bootstrap mode
Oscillator divide-by-two is forced in bootstrap mode.
The 432 bytes of self-check firmware on the MC68HC05B6 are replaced by 654 bytes of bootstrap
firmware. A detailed description of the modes of operation within bootstrap mode is given below.
The bootstrap program in mask ROM address locations $0200 to $024F, $03B0 to $3FFF, $7E00
to $7FDD and $7FE0 to $7FEF can be used to program the EPROM and the EEPROM, to check
if the EPROM is erased or to load and execute data in RAM.
After reset, while going to the bootstrap mode, the vector located at address $7FEE and $7FEF
(RESET) is fetched to start execution of the bootstrap program. To place the part in bootstrap
mode, the IRQ pin should be at 2xV
DD
with the TCAP1 pin ‘high’ during transition of the RESET
pin from low to high. The hold time on the IRQ and TCAP1 pins is two clock cycles after the external
RESET pin is brought high.
When the MC68HC705B32 is placed in the bootstrap mode, the bootstrap reset vector will be
fetched and the bootstrap firmware will start to execute. Table H-4 shows the conditions required
to enter each level of bootstrap mode on the rising edge of RESET.
The bootstrap program will first copy part of itself in RAM (except ‘RAM parallel load’), as the
program cannot be executed in ROM during verification/programming of the EPROM. It will then
set the TCMP1 output to a logic high level, unlike the MC68HC05B6 which keeps TCMP1 low. This
can be used to distinguish between the two circuits and, in particular, for selection of the VPP level
and current capability.
Table H-4
Mode of operation selection
IRQ pin
V
SS
to V
DD
2xV
DD
TCAP1 pin PD1 PD2 PD3 PD4
V
SS
to V
DD
x
V
DD
0
Mode
x
0
x
0
x
x
Single chip
Erased EPROMverification
EPROMverification; erase EEPROM;
EPROM/EEPROMparallel program/verify
Erased EPROMverification;
no EEPROMerase if SEC is zero (parallel mode)
Erased EPROMverification; erase EEPROM;
Jump to start of RAM($0051); SEC bit = ACTIVE
EPROMand EEPROMverification; SEC bit = ACTIVE (parallel mode)
Serial RAMload/execute – simlar to MC68HC05B6 but can fill RAMI,
II and III
2xV
DD
V
DD
1
0
0
0
2xV
DD
V
DD
0
1
0
0
2xV
DD
V
1
1
0
0
2xV
DD
2xV
DD
V
DD
V
DD
x
0
1
1
1
0
0
1
2xV
DD
V
DD
x
x
1
1
x = Dont care
TPG