Specifications
Control Timing
MC68HC08AZ32
MOTOROLA
Specifications
381
Control Timing
1.V
DD
= 5.0 Vdc
±
0.5v, V
SS
= 0 Vdc, T
= –40
°
C to T
A (MAX)
, unless otherwise noted.
2.Typical values reflect average measurements at midpoint of voltage range, 25
°
C only.
3.Run (Operating) I
DD
measured using external square wave clock source (f
OP
= 8.4 MHz). All inputs 0.2 V from rail.
No dc loads. Less than 100 pF on all outputs. C
L
= 20 pF on OSC2. All ports configured as inputs. OSC2 capaci-
tance linearly affects run I
DD
. Measured with all modules enabled.
4.Wait I
DD
measured
using external square wave clock source (f
OP
= 8.4 MHz). All inputs 0.2 Vdc from rail. No dc
loads. Less than 100 pF on all outputs, C
L
= 20 pF on OSC2. All ports configured as inputs. OSC2 capacitance
linearly affects wait I
DD
. Measured with all modules enabled.
5.Stop I
DD
measured with OSC1 = V
SS
.
6.Maximum is highest voltage that POR is guaranteed.
7.Maximum is highest voltage that POR is possible.
8.If minimum V
DD
is not reached before the internal POR reset is released, RST must be driven low externally until
minimum V
DD
is reached.
9.See
Computer Operating Properly Module (COP) on page 143
.
10.Although I
DD
is proportional to bus frequency, a current of several mA is present even at very low frequencies.
Characteristic
Symbol
Min
Max
Unit
Bus Operating Frequency (4.5–5.5 V — V
DD
Only)
f
BUS
—
8.4
MHz
RESET Pulse Width Low
t
RL
1.5
—
t
cyc
IRQ Interrupt Pulse Width Low (Edge-Triggered)
t
ILHI
1.5
—
t
cyc
IRQ Interrupt Pulse Period
t
ILIL
Note 3
—
t
cyc
EEPROM Programming Time per Byte
t
EEPGM
10
—
ms
EEPROM Erasing Time per Byte
t
EBYTE
10
—
ms
EEPROM Erasing Time per Block
t
EBLOCK
10
—
ms
EEPROM Erasing Time per Bulk
t
EBULK
10
—
ms
EEPROM Programming Voltage Discharge Period
t
EEFPV
100
200
μ
s
16-Bit Timer (see Note 2)
Input Capture Pulse Width (see Note 3)
Input Capture Period
t
TH,
t
TL
t
TLTL
2
Note 4
—
—
t
cyc
MSCAN Wake-up Filter Pulse Width (see Note 5)
t
WUP
2
5
μ
s
1.V
DD
= 5.0 Vdc
±
0.5v, V
SS
= 0 Vdc, T
A
= –40
°
C to T
A (MAX)
, unless otherwise noted.
2.The 2-bit timer prescaler is the limiting factor in determining timer resolution.
3.Refer to
Mode, edge, and level selection
on page 276 and supporting note.
4.The minimum period t
TLTL
or t
ILIL
should not be less than the number of cycles it takes to execute the capture interrupt
service routine plus TBD t
cyc
.
5. The minimum pulse width to wake up the MSCAN module is guaranteed by design but not tested.
5-specs