Low-Power Modes
MC68HC08GR32A MC68HC08GR16A Data Sheet, Rev. 0
108
Freescale Semiconductor
–
$FFCC and $FFCD; TIM2 channel 5
–
$FFCE and $FFCF; TIM2 channel 4
–
$FFD0 and $FFD1; TIM2 channel 3
–
$FFD2 and $FFD3; TIM2 channel 2
Serial peripheral interface (SPI) module interrupt — A CPU interrupt request from the SPI loads
the program counter with the contents of:
–
$FFE8 and $FFE9; SPI transmitter
–
$FFEA and $FFEB; SPI receiver
Serial communications interface (SCI) module interrupt — A CPU interrupt request from the SCI
loads the program counter with the contents of:
–
$FFE2 and $FFE3; SCI transmitter
–
$FFE4 and $FFE5; SCI receiver
–
$FFE6 and $FFE7; SCI receiver error
Analog-to-digital converter (ADC) module interrupt — A CPU interrupt request from the ADC loads
the program counter with the contents of: $FFDE and $FFDF; ADC conversion complete.
Timebase module (TBM) interrupt — A CPU interrupt request from the TBM loads the program
counter with the contents of: $FFDC and $FFDD; TBM interrupt.
10.15 Exiting Stop Mode
These events restart the system clocks and load the program counter with the reset vector or with an
interrupt vector:
External reset — A logic 0 on the RST pin resets the MCU and loads the program counter with the
contents of locations $FFFE and $FFFF.
External interrupt — A high-to-low transition on an external interrupt pin loads the program counter
with the contents of locations:
–
$FFFA and $FFFB; IRQ pin
–
$FFE0 and $FFE1; keyboard interrupt pins (low-to-high transition when KBIPx bits are set)
Low-voltage inhibit (LVI) reset — A power supply voltage below the VTRIPF voltage resets the MCU
and loads the program counter with the contents of locations $FFFE and $FFFF.
Break interrupt — In emulation mode, a break interrupt loads the program counter with the contents
of locations $FFFC and $FFFD.
Timebase module (TBM) interrupt — A TBM interrupt loads the program counter with the contents
of locations $FFDC and $FFDD when the timebase counter has rolled over. This allows the TBM
to generate a periodic wakeup from stop mode.
Upon exit from stop mode, the system clocks begin running after an oscillator stabilization delay. A 12-bit
stop recovery counter inhibits the system clocks for 4096 CGMXCLK cycles after the reset or external
interrupt.
The short stop recovery bit, SSREC, in the MOR1 register controls the oscillator stabilization delay during
stop recovery. Setting SSREC reduces stop recovery time from 4096 CGMXCLK cycles to 32 CGMXCLK
cycles.
NOTE
Use the full stop recovery time (SSREC = 0) in applications that use an
external crystal unless the OSCENINSTOP bit is set.