- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄371048 > MC68HC11A0CFN2 (MOTOROLA INC) HCMOS Single-Chip Microcontroller PDF資料下載
參數(shù)資料
| 型號(hào)： | MC68HC11A0CFN2 |
| 廠商： | MOTOROLA INC |
| 元件分類(lèi)： | 微控制器/微處理器 |
| 英文描述： | HCMOS Single-Chip Microcontroller |
| 中文描述： | 8-BIT, 2 MHz, MICROCONTROLLER, PQCC52 |
| 封裝： | PLASTIC, LCC-52 |
| 文件頁(yè)數(shù)： | 30/158頁(yè) |
| 文件大小： | 776K |
| 代理商： | MC68HC11A0CFN2 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)當(dāng)前第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)
MOTOROLA
3-4
ON-CHIP MEMORY
MC68HC11A8
TECHNICAL DATA
3
In expanded multiplexed operating modes, memory locations are basically the same
as the single- chip operating modes; however, the locations between the shaded ar-
eas (designated EXT) are for externally addressed memory and l/O. If an external
memory or l/O device is located to overlap an enabled internal resource, the internal
resource will take priority. For reads of such an address the data (if any) driving the
port C data inputs is ignored and will not result in any harmful conflict with the internal
read. For writes to such an address data is driven out of the port C data pins as well
as to the internal location. No external devices should drive port C during write access-
es to internal locations; however, there is normally no conflict since the external ad-
dress decode and/ or data direction control should incorporate the R/W signal in their
development. The R/W, AS, address, and write data signals are valid for all accesses
including accesses to internal memory and registers.
The special bootstrap operating mode memory locations are similar to the single-chip
operating mode memory locations except that a bootstrap program at memory loca-
tions $BF40 through $BFFF is enabled. The reset and interrupt vectors are addressed
at $BFC0–$BFFF while in the special bootstrap operating mode. These vector ad-
dresses are within the 192 byte memory used for the bootstrap program.
The special test operating mode memory map is the same as the expanded multi-
plexed operating mode memory map except that the reset and interrupt vectors are
located at external memory locations $BFC0–$BFFF.
3.2 RAM and I/O Mapping Register (INIT)
There are 64 internal registers which are used to control the operation of the MCU.
These registers can be relocated on 4K boundaries within the memory space, using
the INIT register. Refer to
Table 3-1
for a complete list of the registers. The registers
and control bits are explained throughout this document.
The INIT register is a special-purpose 8-bit register which may be used during initial-
ization to change the default locations of RAM and control registers within the MCU
memory map. It may be written to only once within the initial 64 E clock cycles after a
reset and thereafter becomes a read-only register.
The default starting address for internal RAM is $0000 and the default starting address
for the 64 control registers is $1000 (the INIT register is set to $01 at reset). The upper
four bits of the INIT register specify the starting address for the 256 byte RAM and the
lower four bits of INIT specify the starting address for the 64 control registers. These
four bits are matched to the upper four bits of the 16-bit address.
Throughout this document, the control register addresses will be displayed with the
high-order digit shown as a bold “
1
” to indicate that the register block may be relocated
to some 4K memory page other than its default position of $1000-$103F.
7
6
5
4
3
2
1
0
$
1
03D
RESET
RAM3
0
RAM2
0
RAM1
0
RAM0
0
REG3
0
REG2
0
REG1
0
REG0
1
INIT
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC68HC11A8MCFN2 | HCMOS Single-Chip Microcontroller |
| MC68HC11A8BCFN2 | HCMOS Single-Chip Microcontroller |
| MC68HC11A8BCFU2 | HCMOS Single-Chip Microcontroller |
| MC68HC11A8BCP2 | HCMOS Single-Chip Microcontroller |
| MC68HC11A8BMP2 | HCMOS Single-Chip Microcontroller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC68HC11A0CFN3 | 制造商:Motorola Inc 功能描述: 制造商:MOTOROLA 功能描述: |
| MC68HC11A0CFN3R2 | 制造商:Rochester Electronics LLC 功能描述: |
| MC68HC11A0CFN4 | 制造商:FREESCALE 制造商全稱(chēng):Freescale Semiconductor, Inc 功能描述:ROM-based high-performance microcontrollers |
| MC68HC11A0CFNE3 | 功能描述:8位微控制器 -MCU 8B MCU 768RAM A/D 3MH RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
| MC68HC11A0CFNE3 | 制造商:Freescale Semiconductor 功能描述:8-Bit Microcontroller IC |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。