- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371048 > MC68HC11A8BCFN2 (MOTOROLA INC) HCMOS Single-Chip Microcontroller PDF資料下載
參數(shù)資料
| 型號： | MC68HC11A8BCFN2 |
| 廠商： | MOTOROLA INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | HCMOS Single-Chip Microcontroller |
| 中文描述： | 8-BIT, MROM, 2 MHz, MICROCONTROLLER, PQCC52 |
| 封裝： | PLASTIC, LCC-52 |
| 文件頁數(shù)： | 101/158頁 |
| 文件大?。?/td> | 776K |
| 代理商： | MC68HC11A8BCFN2 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁當前第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁
MC68HC11A8
TECHNICAL DATA
CPU, ADDRESSING MODES, AND INSTRUCTION SET
MOTOROLA
10-3
10
10.1.6.1 Carry/Borrow (C)
The C bit is set if there was a carry or borrow out of the arithmetic logic unit (ALU) dur-
ing the last arithmetic operation. The C bit is also affected during shift and rotate in-
structions.
10.1.6.2 Overflow (V)
The overflow bit is set if there was an arithmetic overflow as a result of the operation;
otherwise, the V bit is cleared.
10.1.6.3 Zero (Z)
The zero bit is set if the result of the last arithmetic, logic, or data manipulation opera-
tion was zero; otherwise, the Z bit is cleared.
10.1.6.4 Negative (N)
The negative bit is set if the result of the last arithmetic, logic, or data manipulation op-
eration was negative; otherwise, the N bit is cleared. A result is said to be negative if
its most significant bit is a one.
10.1.6.5 Interrupt Mask (I)
The I interrupt mask bit is set either by hardware or program instruction to disable
(mask) all maskable interrupt sources (both external and internal).
10.1.6.6 Half Carry (H)
The half carry bit is set to a logic one when a carry occurs between bits 3 and 4 of the
arithmetic logic unit during an ADD, ABA, or ADC instruction; otherwise, the H bit is
cleared.
10.1.6.7 X Interrupt Mask (X)
The X interrupt mask bit is set only by hardware (RESET or XIRQ acknowledge); and
it is cleared only by program instruction (TAP or RTI).
10.1.6.8 Stop Disable (S)
The stop disable bit is set to disable the STOP instruction, and cleared to enable the
STOP instruction. The S bit is program controlled. The STOP instruction is treated as
no operation (NOP) if the S bit is set.
10.2 Addressing Modes
Six addressing modes can be used to reference memory; they include: immediate, di-
rect, extended, indexed (with either of two 16-bit index registers and an 8-bit offset),
inherent and relative. Some instructions require an additional byte before the opcode
to accommodate a multi-page opcode map; this byte is called a prebyte.
The following paragraphs provide a description of each addressing mode plus a dis-
cussion of the prebyte. In these descriptions the term effective address is used to in-
相關PDF資料 |
PDF描述 |
|---|---|
| MC68HC11A8BCFU2 | HCMOS Single-Chip Microcontroller |
| MC68HC11A8BCP2 | HCMOS Single-Chip Microcontroller |
| MC68HC11A8BMP2 | HCMOS Single-Chip Microcontroller |
| MC68HC11A8BVP2 | HCMOS Single-Chip Microcontroller |
| MC68HC11A1CFN2 | HCMOS Single-Chip Microcontroller |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| MC68HC11A8BCFU2 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:HCMOS Single-Chip Microcontroller |
| MC68HC11A8BCP2 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:HCMOS Single-Chip Microcontroller |
| MC68HC11A8BMP2 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:HCMOS Single-Chip Microcontroller |
| MC68HC11A8BVP2 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:HCMOS Single-Chip Microcontroller |
| MC68HC11A8FN | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:8-Bit Microcontrollers |
發(fā)布緊急采購，3分鐘左右您將得到回復。