參數(shù)資料
型號： MC68HC11D3CP1
廠商： ABILIS SYSTEMS
元件分類： 微控制器/微處理器
英文描述： 8-BIT, MROM, 1 MHz, MICROCONTROLLER, PDIP40
封裝： PLASTIC, DIP-40
文件頁數(shù)： 71/124頁
文件大?。?/td> 6875K
代理商： MC68HC11D3CP1
RESETS AND INTERRUPTS
5-6
TECHNICAL DATA
5.2.7 COP
The COP watchdog system is enabled if the NOCOP control bit in the CONFIG regis-
ter is clear, and disabled if NOCOP is set. The COP rate is set for the shortest duration
time-out.
5.2.8 SCI
The reset condition of the SCI system is independent of the operating mode. At reset,
the SCI baud rate is indeterminate and must be established by a software write to the
BAUD register. All transmit and receive interrupts are masked and both the transmitter
and receiver are disabled so the port pins default to being general-purpose I/O lines.
The SCI frame format is initialized to an 8-bit character size. The send break and re-
ceiver wake-up functions are disabled. The TDRE and TC status bits in the SCI status
register are both set, indicating that there is no transmit data in either the transmit data
register or the transmit serial shift register. The RDRF, IDLE, OR, NF, and FE receive-
related status bits are cleared.
5.2.9 SPI
The SPI system is disabled by reset. The port pins associated with this function default
to being general-purpose I/O lines.
5.2.10 System
The memory system is configured for normal read operation. PSEL[3:0] are initialized
with the value $0101, causing the external IRQ pin to have the highest I-bit interrupt
priority. The IRQ pin is configured for level sensitive operation (for wired-OR systems).
The RBOOT, SMOD, and MDA bits in the HPRIO register reflect the status of the
MODB and MODA inputs at the rising edge of reset. The DLY control bit in OPTION is
set to specify that an oscillator start-up delay is imposed upon recovery from STOP.
The clock monitor system is disabled by CME equals zero.
5.3 Reset and Interrupt Priority
Resets and interrupts have a hardware priority that determines which reset or interrupt
is serviced first when simultaneous requests occur. Any maskable interrupt can be giv-
en priority over other maskable interrupts.
The first six interrupt sources are not maskable. The priority arrangement for these
sources is as follows:
1.
POR or RESET pin
2.
Clock monitor reset
3.
COP watchdog reset
4. XIRQ interrupt
5. Illegal opcode interrupt
6. Software interrupt (SWI)
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相關(guān)PDF資料
PDF描述
MC68HC11D0CFN3 8-BIT, MROM, 3 MHz, MICROCONTROLLER, PQCC44
MC68HC711D0CFB 8-BIT, OTPROM, 2 MHz, MICROCONTROLLER, PQFP44
MC68HC11D0CP3 8-BIT, MROM, 3 MHz, MICROCONTROLLER, PDIP40
MC68HC711D0CP3 8-BIT, OTPROM, 3 MHz, MICROCONTROLLER, PDIP40
MC68HC11D0CFB3 8-BIT, MROM, 2 MHz, MICROCONTROLLER, PQFP44
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC68HC11D3FB 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:ROM-based high-performance microcontrollers
MC68HC11D3FB1 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:ROM-based high-performance microcontrollers
MC68HC11D3FB3 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:ROM-based high-performance microcontrollers
MC68HC11D3FB4 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:ROM-based high-performance microcontrollers
MC68HC11D3FN 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:ROM-based high-performance microcontrollers
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*