List of Figures
Advance Information
68HC(9)12D60 — Rev 4.0
20
List of Figures
MOTOROLA
14-3
14-4
14-5
8-Bit Pulse Accumulators Block Diagram. . . . . . . . . . . . . . . .201
16-Bit Pulse Accumulators Block Diagram. . . . . . . . . . . . . . .202
Block Diagram for Port7 with Output compare /
Pulse Accumulator A . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .203
C3F-C0F Interrupt Flag Setting . . . . . . . . . . . . . . . . . . . . . . .203
Multiple Serial Interface Block Diagram . . . . . . . . . . . . . . . . .238
Serial Communications Interface Block Diagram . . . . . . . . . .239
Serial Peripheral Interface Block Diagram . . . . . . . . . . . . . . .251
SPI Clock Format 0 (CPHA = 0). . . . . . . . . . . . . . . . . . . . . . .252
SPI Clock Format 1 (CPHA = 1). . . . . . . . . . . . . . . . . . . . . . .253
Normal Mode and Bidirectional Mode. . . . . . . . . . . . . . . . . . .254
MI Bus timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .264
Biphase coding and error detection . . . . . . . . . . . . . . . . . . . .266
MI BUS Block Diagram. . . . . . . . . . . . . . . . . . . . . . . . . . . . . .267
A typical MI Bus interface. . . . . . . . . . . . . . . . . . . . . . . . . . . .269
The CAN System . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .279
User Model for Message Buffer Organization. . . . . . . . . . . . .282
32-bit Maskable Identifier Acceptance Filters. . . . . . . . . . . . .286
16-bit Maskable Acceptance Filters . . . . . . . . . . . . . . . . . . . .286
8-bit Maskable Acceptance Filters . . . . . . . . . . . . . . . . . . . . .287
SLEEP Request / Acknowledge Cycle . . . . . . . . . . . . . . . . . .293
Clocking Scheme . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .295
Segments within the Bit Time. . . . . . . . . . . . . . . . . . . . . . . . .297
msCAN12 Memory Map . . . . . . . . . . . . . . . . . . . . . . . . . . . . .298
17-10 Message Buffer Organization. . . . . . . . . . . . . . . . . . . . . . . . .299
17-11 Receive/Transmit Message Buffer Extended Identifier. . . . . .300
17-12 Standard Identifier Mapping . . . . . . . . . . . . . . . . . . . . . . . . . .301
18-1
Analog-to-Digital Converter Block Diagram . . . . . . . . . . . . . .324
19-1
BDM Host to Target Serial Bit Timing. . . . . . . . . . . . . . . . . . .341
19-2
BDM Target to Host Serial Bit Timing (Logic 1) . . . . . . . . . . .341
19-3
BDM Target to Host Serial Bit Timing (Logic 0) . . . . . . . . . . .342
20-1
V
FP
Conditioning Circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . .373
20-2
V
FP
Operating Range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .373
20-3
Timer Inputs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .375
20-4
POR and External Reset Timing Diagram . . . . . . . . . . . . . . .376
20-5
STOP Recovery Timing Diagram . . . . . . . . . . . . . . . . . . . . . .377
20-6
WAIT Recovery Timing Diagram . . . . . . . . . . . . . . . . . . . . . .378
20-7
Interrupt Timing Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . .379
14-6
15-1
15-2
15-3
15-4
15-5
15-6
16-1
16-2
16-3
16-4
17-1
17-2
17-3
17-4
17-5
17-6
17-7
17-8
17-9
F
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
.