參數(shù)資料
型號： MC68HCP11A1CFN2
廠商： FREESCALE SEMICONDUCTOR INC
元件分類： 微控制器/微處理器
英文描述： 8-BIT, MROM, 2 MHz, MICROCONTROLLER, PQCC52
封裝： PLASTIC, LCC-52
文件頁數(shù)： 116/158頁
文件大?。?/td> 3803K
代理商： MC68HCP11A1CFN2
SERIAL PERIPHERAL INTERFACE
MC68HC11A8
6-2
TECHNICAL DATA
6
6.2.3 Serial Clock (SCK)
The serial clock is used to synchronize data movement both in and out of the device
through its MOSI and MISO lines. The master and slave devices are capable of ex-
changing a byte of information during a sequence of eight clock cycles. Since SCK is
generated by the master device, this line becomes an input on a slave device.
As shown in Figure 6-1, four possible timing relationships may be chosen by using
control bits CPOL and CPHA in the serial peripheral control register (SPCR). Both
master and slave devices must operate with the same timing. The master device al-
ways places data on the MOSI line a half-cycle before the clock edge (SCK), in order
for the slave device to latch the data.
Two bits (SPR0 and SPR1) in the SPCR of the master device select the clock rate. In
a slave device, SPR0 and SPR1 have no effect on the operation of the SPI.
6.2.4 Slave Select (SS)
The slave select (SS) input line is used to select a slave device. It has to be low prior
to data transactions and must stay low for the duration of the transaction.
The SS line on the master must be tied high. If it goes low, a mode fault error flag
(MODF) is set in the serial peripheral status register (SPSR). The SS pin can be se-
lected to be a general-purpose output by writing a one in bit 5 of the port D data direc-
tion register, thus disabling the mode fault circuit. The other three SPI lines are
dedicated to the SPI whenever the SPI is on.
Figure 6-1 Data Clock Timing Diagram
When CPHA = 0, the shift clock is the OR of SS with SCK. In this clock phase mode,
SS must go high between successive characters in an SPI message. When CPHA =
1, SS may be left low for several SPI characters. In cases where there is only one SPI
slave MCU, its SS line could be tied to VSS as long as CPHA = 1 clock modes are used.
SCK CYCLE #
(FOR REFERENCE)
12345678
SCK (CPOL = 0)
SCK (CPOL = 1)
(CPHA = 0) DATA OUT
(CPHA = 1) DATA OUT
SS (TO SLAVE)
SAMPLE INPUT
MSB
654321
LSB
MSB
654321
LSB
SPI TRANSFER FORMAT
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相關(guān)PDF資料
PDF描述
MC68HC11A1CP2 8-BIT, MROM, 2 MHz, MICROCONTROLLER, PDIP48
MC68HC11A1CFU2 8-BIT, MROM, 2 MHz, MICROCONTROLLER, PQFP64
MC68HC11A8BMP2 8-BIT, MROM, 2 MHz, MICROCONTROLLER, PDIP48
MC68HC11A0CFU2 8-BIT, MROM, 2 MHz, MICROCONTROLLER, PQFP64
MC68HC11A0CP2 8-BIT, MROM, 2 MHz, MICROCONTROLLER, PDIP48
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC68HCP11A1CFN3 功能描述:8位微控制器 -MCU 8-bit HCMOS single chip MCU RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
MC68HCP11A1FN 制造商:MOTORALA 功能描述:
MC68HCP11E0CP2 制造商:Rochester Electronics LLC 功能描述:- Bulk
MC68HCP11E0FN 功能描述:MICROCONTROLLER MCU 8ADC 3MHC RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:HC11 標準包裝:250 系列:56F8xxx 核心處理器:56800E 芯體尺寸:16-位 速度:60MHz 連通性:CAN，SCI，SPI 外圍設(shè)備:POR，PWM，溫度傳感器，WDT 輸入/輸出數(shù):21 程序存儲器容量:40KB（20K x 16） 程序存儲器類型:閃存 EEPROM 大小:- RAM 容量:6K x 16 電壓 - 電源 (Vcc/Vdd):2.25 V ~ 3.6 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 6x12b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 125°C 封裝/外殼:48-LQFP 包裝:托盤 配用:MC56F8323EVME-ND - BOARD EVALUATION MC56F8323
MC68HCP11E0FNE 功能描述:8位微控制器 -MCU 8B MCU 512RAM COP A/D RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*