參數(shù)資料
型號(hào)： MC68HSC05C9A
廠商： Motorola, Inc.
元件分類： 8位微控制器
英文描述： 8-Bit Microcontroller(8位微控制器)
中文描述： 8位微控制器（8位微控制器）
文件頁數(shù)： 73/160頁
文件大?。?/td> 783K
代理商： MC68HSC05C9A
Serial Communications Interface (SCI)
Functional Description
MC68HC05C9A
—
Rev. 4.0
General Release Specification
MOTOROLA
Serial Communications Interface (SCI)
73
L
G
R
interrupts are enabled). The transfer of data to the transmit data shift
register is synchronized with the bit rate clock (see
Figure 9-2
). All data
is transmitted least significant bit first. Upon completion of data
transmission, the transmission complete flag (TC) in the SCSR is set
(provided no pending data, preamble, or break is to be sent) and an
interrupt is generated (if the transmit complete interrupt is enabled). If
the transmitter is disabled, and the data, preamble, or break (in the
transmit data shift register) has been sent, the TC bit will be set also.
This will also generate an interrupt if the transmission complete interrupt
enable bit (TCIE) is set. If the transmitter is disabled during a
transmission, the character being transmitted will be completed before
the transmitter gives up control of the TDO pin.
When SCDR is read, it contains the last data byte received, provided
that the receiver is enabled. The receive data register full flag bit (RDRF)
in the SCSR is set to indicate that a data byte has been transferred from
the input serial shift register to the SCDR; this will cause an interrupt if
the receiver interrupt is enabled. The data transfer from the input serial
shift register to the SCDR is synchronized by the receiver bit rate clock.
The OR (overrun), NF (noise), or FE (framing) error flags in the SCSR
may be set if data reception errors occurred.
An idle line interrupt is generated if the idle line interrupt is enabled and
the IDLE bit (which detects idle line transmission) in SCSR is set. This
allows a receiver that is not in the wakeup mode to detect the end of a
message, or the preamble of a new message, or to re-synchronize with
the transmitter. A valid character must be received before the idle line
condition or the IDLE bit will not be set and idle line interrupt will not be
generated.
Figure 9-2. Rate Generator Division
OSC FREQ
(f
OSC
)
÷
2
BUS FREQ
(f
OP
)
SCP0–SCP1
SCI PRESCALER
SELECT
CONTROL
N
SCR0–SCR2
SCI RATE
SELECT
CONTROL
M
÷
16
SCI TRANS
CLOCK (TX)
SCI RECEIVE
CLOCK (RT)
相關(guān)PDF資料
PDF描述
MC68HC05F2 8-Bit Microcontroller Units (MCU).(8位微控制器)
MC68HC05F6 8-Bit Microcontroller Units (MCU).(8位微控制器)
MC68HC05K3 8-Bit Microcontroller Units (MCU).(8位微控制器)
MC68HC805K3 8-Bit Microcontroller Units (MCU).(8位微控制器)
MC68HC05L16 80-Pin Microcontroller Unit (MCU) With Highly Sophisticated On-Chip Peripheral Functions(80腳、8位帶高級(jí)外圍電路功能的微控制器單元)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC68HSC705C8ACFB 制造商:Rochester Electronics LLC 功能描述:8 BIT MCU, 304 BYTES RAM - Bulk
MC68HSC705C8ACP 制造商:Rochester Electronics LLC 功能描述: 制造商:Freescale Semiconductor 功能描述:
MC68HSC705C8ACS 制造商:Rochester Electronics LLC 功能描述:- Bulk
MC68HSC705J1ACDW 制造商:Rochester Electronics LLC 功能描述:- Bulk
MC68HSC705J1ACP 制造商:Rochester Electronics LLC 功能描述:8 BIT MCU, 64 BYTES RAM - Bulk
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*