參數資料
型號: MC7457VG867NC
廠商: Freescale Semiconductor
文件頁數: 18/71頁
文件大小: 0K
描述: IC MPU RISC 867MHZ 483FCCBGA
標準包裝: 36
系列: MPC74xx
處理器類型: 32-位 MPC74xx PowerPC
速度: 867MHz
電壓: 1.1V
安裝類型: 表面貼裝
封裝/外殼: 483-BCBGA,FCCBGA
供應商設備封裝: 483-FCCBGA(29x29)
包裝: 托盤
Electrical and Thermal Characteristics
MPC7457 RISC Microprocessor Hardware Specifications, Rev. 8
Freescale Semiconductor
25
5.2.4.1
Effects of L3OHCR Settings on L3 Bus AC Specifications
The AC timing of the L3 interface can be adjusted using the L3 Output Hold Control Register (L3OCHR).
Each field controls the timing for a group of signals. The AC timing specifications presented herein
represent the AC timing when the register contains the default value of 0x0000_0000. Incrementing a field
delays the associated signals, increasing the output valid time and hold time of the affected signals. In the
special case of delaying an L3_CLK signal, the net effect is to decrease the output valid and output hold
times of all signals being latched relative to that clock signal. The amount of delay added is summarized
in Table 12. Note that these settings affect output timing parameters only and do not impact input timing
parameters of the L3 bus in any way.
Table 11. Sample Points Calculation Parameters
Parameter
Symbol
Max
Unit
Notes
Delay from processor clock to internal_L3_CLK
tAC
3/4
tL3_CLK
1
Delay from internal_L3_CLK to L3_CLK[
n] output pins
tCO
3ns
2
Delay from L3_ECHO_CLK[
n] to receive latch
tECI
3ns
3
Notes:
1. This specification describes a logical offset between the internal clock edge used to launch the L3 address and control signals
(this clock edge is phase-aligned with the processor clock edge) and the internal clock edge used to launch the L3_CLK[
n]
signals. With proper board routing, this offset ensures that the L3_CLK[
n] edge will arrive at the SRAM within a valid address
window and provide adequate setup and hold time. This offset is reflected in the L3 bus interface AC timing specifications,
but must also be separately accounted for in the calculation of sample points and, thus, is specified here.
2. This specification is the delay from a rising or falling edge on the internal_L3_CLK signal to the corresponding rising or falling
edge at the L3CLK[
n] pins.
3. This specification is the delay from a rising or falling edge of L3_ECHO_CLK[
n] to data valid and ready to be sampled from
the FIFO.
Table 12. Effect of L3OHCR Settings on L3 Bus AC Timing
At recommended operating conditions. See Table 4.
Field Name1
Affected Signals
Value
Output Valid Time
Output Hold Time
Unit
Notes
Parameter
Symbol 2
Change 3
Parameter
Symbol 2
Change 3
L3AOH
L3_ADDR[18:0],
L3_CNTL[0:1]
0b00
tL3CHOV
0tL3CHOX
0ps
4
0b01
+50
0b10
+100
0b11
+150
相關PDF資料
PDF描述
ACB106DHBS-S621 EDGECARD 212POS DIP R/A .050 SLD
FMC36DRAI CONN EDGECARD 72POS R/A .100 SLD
FMC49DRXN CONN EDGECARD 98POS DIP .100 SLD
FMC49DRXH CONN EDGECARD 98POS DIP .100 SLD
ABB106DHAT-S621 CONN EDGECARD 212PS R/A .050 SLD
相關代理商/技術參數
參數描述
MC74A5-33SNTR 制造商:Rochester Electronics LLC 功能描述:- Tape and Reel
MC74A5-50T 制造商:Rochester Electronics LLC 功能描述:- Tape and Reel
MC74AC00 制造商:ONSEMI 制造商全稱:ON Semiconductor 功能描述:QUAD 2-INPUT NAND GATE
MC74AC00D 功能描述:邏輯門 2-6V Quad 2-Input RoHS:否 制造商:Texas Instruments 產品:OR 邏輯系列:LVC 柵極數量:2 線路數量(輸入/輸出):2 / 1 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 傳播延遲時間:3.8 ns 電源電壓-最大:5.5 V 電源電壓-最小:1.65 V 最大工作溫度:+ 125 C 安裝風格:SMD/SMT 封裝 / 箱體:DCU-8 封裝:Reel
MC74AC00DG 功能描述:邏輯門 2-6V Quad 2-Input NAND RoHS:否 制造商:Texas Instruments 產品:OR 邏輯系列:LVC 柵極數量:2 線路數量(輸入/輸出):2 / 1 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 傳播延遲時間:3.8 ns 電源電壓-最大:5.5 V 電源電壓-最小:1.65 V 最大工作溫度:+ 125 C 安裝風格:SMD/SMT 封裝 / 箱體:DCU-8 封裝:Reel