MC74ACT564
http://onsemi.com
2
Figure 3. Logic Diagram
D0
D1
D2
D3
D4
D5
D6
D7
CD
Q
O0
O1
O2
O3
O4
O5
O6
O7
OE
CP
CD
Q
CD
Q
CD
Q
CD
Q
CD
Q
CD
Q
CD
Q
Please note that this diagram is provided only for the understanding of
logic operations and should not be used to estimate propagation delays.
FUNCTION TABLE
Inputs
Internal
Outputs
Function
OE
CP
D
Q
O
H
L
NC
Z
Hold
H
HH
NC
Z
Hold
H
LH
Z
Load
H
HL
Z
Load
L
LH
H
Data Available
L
HL
L
Data Available
L
HL
NC
No Change in Data
L
H
NC
No Change in Data
H
=
HIGH Voltage Level
L
=
LOW Voltage Level
X
=
Immaterial
Z
=
High Impedance
=
LOWtoHIGH Transition
NC =
No Change
FUNCTIONAL DESCRIPTION
The MC74ACT564 consists of eight edgetriggered
flipflops with individual Dtype inputs and 3state
complementary outputs. The buffered clock and buffered
Output Enable are common to all flipflops. The eight
flipflops will store the state of their individual D inputs that
meet the setup and hold times requirements on the
LOWtoHIGH Clock (CP) transition. With the Output
Enable (OE) LOW, the contents of the eight flipflops are
available at the outputs. When OE is HIGH, the outputs go
to the high impedance state. Operation of the OE input does
not affect the state of the flipflops.