參數(shù)資料
型號(hào)： MC74ACT823DW
廠商： MOTOROLA INC
元件分類： 通用總線功能
英文描述： 9-BIT REGISTER WITH 3-STATE OUTPUTS
中文描述： ACT SERIES, 9-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO24
封裝： PLASTIC, SOIC-24
文件頁(yè)數(shù)： 1/8頁(yè)
文件大?。?/td> 219K
代理商： MC74ACT823DW
5-1
FACT DATA
Product Preview
" "
"!
The MC74AC/ACT823 consists of nine D-type edge-triggered flip-flops. This
device has 3-state outputs for bus systems, organized in a broadside pinning. In
addition to the clock and output enabled pins, the buffered clock (CP) and buffered
Output Enable (OE) are common to all flip-flips. The flip-flops will store the state of
their individual D inputs that meet the setup and hold time requirements on the
LOW-to-HIGH CP transition. With OE LOW, the contents of the flip-flops are available
at the outputs. When OE is HIGH, the outputs go to the high impedance state.
Operation of the OE input does not affect the state of the flip-flops. The
MC74AC/ACT823 has Clear (CLR) and Clock Enable (EN) pins. These devices are
ideal for parity bus interfacing in high performance systems.
When CLR is LOW, and OE is LOW, the outputs are LOW. When CLR is HIGH,
data can be entered into the flip-flops. When EN is LOW, data on the inputs is
transferred to the outputs on the LOW-to-HIGH clock transition. When EN is HIGH,
the outputs do not change state, regardless of the data or clock input transitions.
3-State Outputs for Bus Interfacing
Broad Side Pin Configuration
ACT has TTL – Compatible Inputs
High Speed Parallel Positive Edge-Triggered D-Type Flip-Flops
High Performance Bus Interface Buffering for Busses Carrying Parity
Outputs Source/Sink 24 mA
Pinout: 24-Lead Packages
(Top View)
23
24
22
21
20
19
18
VCC
17
O0
O1
O2
O3
O4
O5
O6
2
1
3
4
5
6
7
8
OE1
D0
D1
D2
D3
D4
D5
D6
16
9
O7
D7
15
10
O8
D8
14
11
EN
CLR
13
12
CP
GND
FUNCTION TABLE
Inputs
Internal
Outputs
Operating Mode
OE
CLR
EN
CP
Dn
Q
O
H
H
H
L
X
X
L
L
L
L
X
X
↑
↑
X
X
L
H
X
X
L
H
L
L
Z
Z
Z
L
High Z
High Z
Clear
Clear
H
L
H
H
H
H
X
X
↑
↑
↑
↑
X
X
NC
NC
Z
Hold
Hold
NC
H
H
H
H
L
L
L
H
L
H
Z
Z
Load
Load
L
L
H
H
L
L
L
H
L
H
L
H
Load
Load
H = HIGH Voltage Level; L = LOW Voltage Level; X = Immaterial; Z = High Impedance State;
↑
= LOW-to-High Transition; NC = No Change
This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.
9-BIT REGISTER WITH
3-STATE OUTPUTS
N SUFFIX
CASE 724-03
PLASTIC PACKAGE
1
24
PIN NAMES
Data Inputs
Data Outputs
Output Enable
Clock Enable
Clear
Clock Input
D0 – D8
O0 – O8
OE
EN
CLR
CP
DW SUFFIX
CASE 751E-04
SOIC PACKAGE
相關(guān)PDF資料
PDF描述
MC74AC823DW 9-BIT REGISTER WITH 3-STATE OUTPUTS
MC74AC823N 9-BIT REGISTER WITH 3-STATE OUTPUTS
MC74ACT823N 9-BIT REGISTER WITH 3-STATE OUTPUTS
MC74ACT86 QUAD 2-INPUT EXCLUSIVE-OR GATE
MC74ACT86D QUAD 2-INPUT EXCLUSIVE-OR GATE
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC74ACT823N 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:9-BIT REGISTER WITH 3-STATE OUTPUTS (Non-Inverting)
MC74ACT86 制造商:ONSEMI 制造商全稱:ON Semiconductor 功能描述:Quad 2−Input Exclusive−OR Gate
MC74ACT86D 功能描述:邏輯門 5V Quad 2-Input RoHS:否 制造商:Texas Instruments 產(chǎn)品:OR 邏輯系列:LVC 柵極數(shù)量:2 線路數(shù)量（輸入/輸出）:2 / 1 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 傳播延遲時(shí)間:3.8 ns 電源電壓-最大:5.5 V 電源電壓-最小:1.65 V 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DCU-8 封裝:Reel
MC74ACT86DG 功能描述:邏輯門 5V Quad 2-Input XOR RoHS:否 制造商:Texas Instruments 產(chǎn)品:OR 邏輯系列:LVC 柵極數(shù)量:2 線路數(shù)量（輸入/輸出）:2 / 1 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 傳播延遲時(shí)間:3.8 ns 電源電壓-最大:5.5 V 電源電壓-最小:1.65 V 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DCU-8 封裝:Reel
MC74ACT86DR2 功能描述:邏輯門 5V Quad 2-Input RoHS:否 制造商:Texas Instruments 產(chǎn)品:OR 邏輯系列:LVC 柵極數(shù)量:2 線路數(shù)量（輸入/輸出）:2 / 1 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 傳播延遲時(shí)間:3.8 ns 電源電壓-最大:5.5 V 電源電壓-最小:1.65 V 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DCU-8 封裝:Reel
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*