- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379315 > MC74HC280N (MOTOROLA INC) PNP Epitaxial Silicon Transistor PDF資料下載
參數(shù)資料
| 型號(hào)： | MC74HC280N |
| 廠商： | MOTOROLA INC |
| 元件分類： | 通用總線功能 |
| 英文描述： | PNP Epitaxial Silicon Transistor |
| 中文描述： | HC/UH SERIES, 9-BIT PARITY GENERATOR/CHECKER, COMPLEMENTARY OUTPUT, PDIP14 |
| 封裝： | PLASTIC, DIP-14 |
| 文件頁數(shù)： | 1/6頁 |
| 文件大小： | 205K |
| 代理商： | MC74HC280N |
SEMICONDUCTOR TECHNICAL DATA
1
REV 6
Motorola, Inc. 1995
10/95
! "
High–Performance Silicon–Gate CMOS
The MC74HC280 is identical in pinout to the LS280. The device inputs are
compatible with standard CMOS outputs; with pullup resistors, they are
compatible with LSTTL outputs.
This circuit consists of 9 data–bit inputs (A through I) and 2 outputs (Even
Parity and Odd Parity) to allow both odd and even parity applications. Words
greater than 9–bits can be accommodated by cascading other HC280
devices.
This device can be used in systems utilizing the LS180 parity generator/
checker. Although the HC280 does not have expander inputs, the
corresponding function is provided by an input at pin 4 and the absence of
any connection at pin 3. This permits the HC280 to be substituted for the
LS180 to produce a similar function, even if the HC280s are mixed with
existing LS180s. NOTE: Pullup resistors must be used on the LS180 outputs
to interface with the HC280.
Output Drive Capability: 10 LSTTL Loads
Outputs Directly Interface to CMOS, NMOS, and TTL
Operating Voltage Range: 2 to 6 V
Low Input Current: 1
μ
A
High Noise Immunity Characteristic of CMOS Devices
In Compliance with the Requirements Defined by JEDEC Standard
No. 7A
Chip Complexity: 226 FETs or 56.5 Equivalent Gates
FUNCTION TABLE
I That are High
Outputs
Even
Parity
Number of Inputs A through
Odd
Parity
0, 2, 4, 6, 8
H
L
1, 3, 5, 7, 9
L
H
PIN ASSIGNMENT
11
12
13
14
8
9
10
5
4
3
2
1
7
6
C
D
E
F
VCC
A
B
I
NC
H
G
GND
ODD PARITY
EVEN PARITY
NC = NO CONNECTION
D SUFFIX
SOIC PACKAGE
CASE 751A–03
N SUFFIX
PLASTIC PACKAGE
CASE 646–06
1
14
1
14
ORDERING INFORMATION
MC74HCXXXN
MC74HCXXXD
Plastic
SOIC
LOGIC DIAGRAM
A
B
C
D
E
F
G
H
I
8
9
10
11
12
13
1
2
4
5
6
EVEN PARITY
ODD PARITY
PARITY
OUTPUTS
9–BIT
DATA–
WORD
INPUTS
VCC = PIN 14
GND = PIN 7
NO CONNECTION = PIN 3
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC74HC30D | 8-Input NAND Gate |
| MC74HC30N | 8-Input NAND Gate |
| MC74HC368AD | Hex 3-State Inverting Buffer with Separate 2-Bit and 4-Bit Sections |
| MC74HC368 | Hex 3-State Inverting Buffer with Separate 2-Bit and 4-Bit Sections |
| MC74HC368ADT | Hex 3-State Inverting Buffer with Separate 2-Bit and 4-Bit Sections |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC74HC280PR2 | 制造商:Motorola 功能描述:74HC280 MOT'93 |
| MC74HC299DW | 制造商:Motorola Inc 功能描述:Shift Register, 20 Pin, Plastic, SOP 制造商:ON Semiconductor 功能描述: |
| MC74HC299F | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:ON Semiconductor 功能描述: |
| MC74HC299N | 制造商:Motorola Inc 功能描述: 制造商:ON Semiconductor 功能描述: 制造商:MOTOROLA 功能描述: |
| MC74HC30ADG | 功能描述:邏輯門 IC 8-IN NAND GATE RoHS:否 制造商:Texas Instruments 產(chǎn)品:OR 邏輯系列:LVC 柵極數(shù)量:2 線路數(shù)量（輸入/輸出）:2 / 1 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 傳播延遲時(shí)間:3.8 ns 電源電壓-最大:5.5 V 電源電壓-最小:1.65 V 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DCU-8 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。